Effect of Temperature on Performance of 5-nm Node Silicon Nanosheet Transistors for Analog Applications

被引:6
|
作者
Pundir, Yogendra Pratap [1 ,2 ]
Bisht, Arvind [1 ]
Saha, Rajesh [1 ]
Pal, Pankaj Kumar [1 ]
机构
[1] Natl Inst Technol Uttarakhand, Uttarakhand 246174, India
[2] Hemvati Nandan Bahuguna Garhwal Univ, Uttarakhand 246174, India
关键词
Analog Performance; Gain frequency product; Intrinsic gain; Nanosheet Transistor; Unit gain frequency;
D O I
10.1007/s12633-022-01800-w
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
This work investigates the effects of temperature on the performance of a 5-nm node N-channel Nanosheet Transistor (NST) for analog applications. A fully calibrated commercial TCAD platform is used for the device as well as mixed-mode circuit simulations. The range of temperature used in the study is from 250 to 450 K. The transconductance (g(m)) of the NST shows a change in the sign of its temperature coefficient (TC), from positive to negative, around a gate voltage of 0.52 V. The Output-conductance (g(ds)) and Early-voltage (V-EA) parameters increase with the increase in temperature. However, the Intrinsic-gain (A(v)), Transconductance-generation-efficiency (g(m)/I-DS), Unit-gain-frequency (f(T)), Gain-Frequency product (GFP), Transconductance-Frequency product (TFP), and Gain- Transconductance-Frequency product (GTFP) parameters are observed to deteriorate with the increasing temperature. For the increase in temperature from 250 to 450 K: the maximum g(m) value is seen to decrease from 228 mu S to 200 mu S; the g(ds) values increase from 24.6 mu S to 27.1 mu S; the early voltage (at V-GS = 400 mV) improves from 2.37 to 2.71 V; the f(T) value decreases from 568 GHz to 524 GHz; the A(v) value falls from 9.2 to 7.4; Discharge-time (t(d)) value improves from 9.45 ns to 8.11 ns; the g(m)/I-DS values degrade from 37.5 V- 1 to 22.4 V- 1; the GFP value falls from 5.22 THz to 3.86 THz.
引用
收藏
页码:10581 / 10589
页数:9
相关论文
共 50 条
  • [41] Statistical Timing Analysis Considering Device and Interconnect Variability for BEOL Requirements in the 5-nm Node and Beyond
    Huynh-Bao, Trong
    Ryckaert, Julien
    Tokei, Zsolt
    Mercha, Abdelkarim
    Verkest, Diederik
    Thean, Aaron Voon-Yew
    Wambacq, Piet
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (05) : 1669 - 1680
  • [42] Technology/System Codesign and Benchmarking for Lateral and Vertical GAA Nanowire FETs at 5-nm Technology Node
    Pan, Chenyun
    Raghavan, Praveen
    Yakimets, Dmitry
    Debacker, Peter
    Catthoor, Francky
    Collaert, Nadine
    Tokei, Zsolt
    Verkest, Diederik
    Thean, Aaron Voon-Yew
    Naeemi, Azad
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (10) : 3125 - 3132
  • [43] Characterization of Enclosed Layout Transistors for Analog Applications on a130nm Technology
    Platcheck, Gustavo P.
    Cardoso, Guilherme S.
    Balen, Tiago R.
    33RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2020), 2020,
  • [44] Nanosheet-FET Performance Study for Analog and Digital/RF Applications
    Gowthami, Ummadisetti
    Prakash, Matta Durga
    2024 IEEE APPLIED SENSING CONFERENCE, APSCON, 2024,
  • [45] Stability of amorphous silicon thin film transistors for analog circuit applications
    Hornsey, RI
    Mahnke, T
    Madeira, P
    Aflatooni, K
    Nathan, A
    AMORPHOUS AND MICROCRYSTALLINE SILICON TECHNOLOGY - 1997, 1997, 467 : 887 - 892
  • [46] Accurate Evaluation of Electro-Thermal Performance in Silicon Nanosheet Field-Effect Transistors with Schemes for Controlling Parasitic Bottom Transistors
    Jeong, Jinsu
    Lee, Sanguk
    Baek, Rock-Hyun
    NANOMATERIALS, 2024, 14 (12)
  • [47] Device performance and strain effect of sub-5 nm monolayer InP transistors
    Xu, Linqiang
    Quhe, Ruge
    Li, Qiuhui
    Liu, Shiqi
    Yang, Jie
    Yang, Chen
    Shi, Bowen
    Tang, Hao
    Li, Ying
    Sun, Xiaotian
    Yang, JinBo
    Lu, Jing
    JOURNAL OF MATERIALS CHEMISTRY C, 2022, 10 (06) : 2223 - 2235
  • [48] Bottom oxide Bulk FinFETs Without Punch-Through-Stopper for Extending Toward 5-nm Node
    Yoon, Jun-Sik
    Jeong, Jinsu
    Lee, Seunghwan
    Baek, Rock-Hyun
    IEEE ACCESS, 2019, 7 : 75762 - 75767
  • [49] Carbon nanotube field effect transistors for high performance analog applications: An optimum design approach
    Usmani, Fahad Ali
    Hasan, Mohammad
    MICROELECTRONICS JOURNAL, 2010, 41 (07) : 395 - 402
  • [50] Performance Analysis of Germanium-Silicon Vertical Tunnel Field-Effect Transistors (Ge-Si-VTFETs) for Analog/RF Applications
    K. Ramkumar
    V. N. Ramakrishnan
    Silicon, 2022, 14 : 10603 - 10612