Design of a Low Power Data Collection Node

被引:0
|
作者
Liu, Xuesong [1 ]
Wu, Jie [1 ]
Wang, Li [1 ]
机构
[1] Univ Sci & Technol China, Dept Modern Phys, Hefei 230026, Peoples R China
关键词
data collection node; low power consumption; data transceiver;
D O I
10.1109/WCMEIM48965.2019.00056
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In the process of industrial production, it is often necessary to collect various kinds of data to assist production. Data is usually generated by various sensors, encapsulated by the collection node, and sent to the data center for storage and analyzing. The number of sensors in a manufacturing system is large, as well as the data collection nodes accordingly. These data collection nodes pose great challenges to energy saving. This article describes a design of a low-power data collection node that can be widely used for data collection and transmission. To fully reduce the power consumption of data transmission, which is the most significant part of the total power consumption, we designed the ultra-low power data transceiver constructed by low-voltage discrete devices working at the 1.8V voltage. The power consumption of other parts of the node is also optimized. As a result, the overall power consumption is less than 80mW when the data rate is 2Mbps. The low-power collection node can be connected to any sensor that generates a digital signal. Low power consumption and reliable features make it suitable for large-scale and complex production environments.
引用
收藏
页码:257 / 261
页数:5
相关论文
共 50 条
  • [31] A low-power CAM design for LZ data compression
    Lin, KJ
    Wu, CW
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (10) : 1139 - 1145
  • [32] Dynamic data stability in low-power SRAM design
    Sharifkhani, M.
    Jahinuzzaman, S. M.
    Sachdev, M.
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 237 - 240
  • [33] Design and Performance of a Low Power Moored Data Buoy System
    Srinivasan, R.
    Zacharia, Shijo
    Thamarai, T.
    Sudhakar, Tata
    Atmanand, M. A.
    2011 IEEE - OCEANS SPAIN, 2011,
  • [34] Dynamic memory design for low data-retention power
    Kim, J
    Papaefthymiou, MC
    INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2000, 1918 : 207 - 216
  • [36] Towards Malware Detection via CPU Power Consumption: Data Collection Design and Analytics
    Bridges, Robert A.
    Jimenez, Jarilyn M. Hernandez
    Nichols, Jeffrey
    Goseva-Popstojanova, Katerina
    Prowell, Stacy
    2018 17TH IEEE INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS (IEEE TRUSTCOM) / 12TH IEEE INTERNATIONAL CONFERENCE ON BIG DATA SCIENCE AND ENGINEERING (IEEE BIGDATASE), 2018, : 1680 - 1684
  • [37] A Reliable Low-power and High Throughput Wireless Sensor Network Data Collection
    Lin, Kaien
    Liu, Jinzhi
    Zhang, Yang
    Li, Pengzhi
    2021 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE (WCNC), 2021,
  • [38] A Low-Power, High Reliable Data Collection Scheme for Wireless Sensor Networks
    Nguyen Quang Hieu
    Truong Thu Huong
    Nguyen Tai Hung
    Ngo Quynh Thu
    Nguyen Huu Thanh
    2019 12TH INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2019), 2019, : 258 - 263
  • [39] Design and field validation of a low power wireless sensor node for structural health monitoring†
    Zanelli, Federico
    Castelli-Dezza, Francesco
    Tarsitano, Davide
    Mauri, Marco
    Bacci, Maria Laura
    Diana, Giorgio
    Sensors (Switzerland), 2021, 21 (04): : 1 - 17
  • [40] An ultra low-power double-node-upsets hardened latch design
    Chen, Zhuo
    Xie, Yuqiao
    Liang, Jingfeng
    Bi, Dawei
    Hu, Zhiyuan
    Zhang, Zhengxuan
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024, 52 (10) : 5374 - 5389