An ultra low-power double-node-upsets hardened latch design

被引:0
|
作者
Chen, Zhuo [1 ,2 ]
Xie, Yuqiao [1 ,2 ]
Liang, Jingfeng [1 ,2 ]
Bi, Dawei [1 ]
Hu, Zhiyuan [1 ]
Zhang, Zhengxuan [1 ]
机构
[1] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, Shanghai, Peoples R China
[2] Univ Chinese Acad Sci, Beijing, Peoples R China
关键词
double node upsets (DNU); hardened latchsingle event effect (SEE); radiation hardened by design (RHBD); LOW-COST; ROBUST; CHARGE; COLLECTION;
D O I
10.1002/cta.3990
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a novel low-cost, double-node upset (DNU) tolerant latch aiming at nourishing the lack of these devices in the state of the art was presented, especially featuring high reliability while maintaining a low-cost profile. The proposed latch is based on a low-cost single event double-node upset tolerant latch and also provides self-recoverability against double-node-upsets. The latch uses clock-controlled DICE (Dual-interlocked storage cell) cell and CE(C-Elements) cell to tolerate double-node-upsets fully. The Simulation waveforms and analysis results show that the proposed latch can maintain the correct output in any case of DNU. In addition, under the premise of high radiation tolerance, the minimum improvement of the area-power-delay product (APDP) of the proposed low-power double-node-upsets hardened latch (LPDHL) is 16.60%, compared with the latest DNU tolerant latch on the literature. In order to reduce the influence of double-node upset (DNU) on latches in single-event effects (SEE) and solve the problem of high power of the other latches, a new radiation hardened by design (RHBD), namely low-power double-node-upsets hardened latch (LPDHL) based on dual-interlocked storage cell (DICE) is proposed. image
引用
收藏
页码:5374 / 5389
页数:16
相关论文
共 50 条
  • [1] Double Node Upsets Hardened Latch Circuits
    Li, Yuanqing
    Wang, Haibin
    Yao, Suying
    Yan, Xi
    Gao, Zhiyuan
    Xu, Jiangtao
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2015, 31 (5-6): : 537 - 548
  • [2] Double Node Upsets Hardened Latch Circuits
    Yuanqing Li
    Haibin Wang
    Suying Yao
    Xi Yan
    Zhiyuan Gao
    Jiangtao Xu
    Journal of Electronic Testing, 2015, 31 : 537 - 548
  • [3] A Novel High-Speed Ultralow Power Double-Node-Upsets Tolerant Automotive Latch Design
    Qiu, Guoji
    Bi, Dawei
    Hu, Zhiyuan
    Zhang, Zhengxuan
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024,
  • [4] Radiation Hardened Latch Designs for Double and Triple Node Upsets
    Watkins, Adam
    Tragoudas, Spyros
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2020, 8 (03) : 616 - 626
  • [5] Design of a Radiation Hardened Latch for Low-power Circuits
    Liang, Huaguo
    Wang, Zhi
    Huang, Zhengfeng
    Yan, Aibin
    2014 IEEE 23RD ASIAN TEST SYMPOSIUM (ATS), 2014, : 19 - 24
  • [6] Low Overhead and High Stability Radiation-Hardened Latch for Double/Triple Node Upsets
    Huang, Zhengfeng
    Wang, Hao
    Ma, Dongxing
    Liang, Huaguo
    Ouyang, Yiming
    Yan, Aibin
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2023, 39 (03): : 289 - 301
  • [7] Low Overhead and High Stability Radiation-Hardened Latch for Double/Triple Node Upsets
    Zhengfeng Huang
    Hao Wang
    Dongxing Ma
    Huaguo Liang
    Yiming Ouyang
    Aibin Yan
    Journal of Electronic Testing, 2023, 39 : 289 - 301
  • [8] Low-Power Soft Error Hardened Latch
    Alidash, Hossein Karimiyan
    Oklobdzija, Vojin G.
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2010, 5953 : 256 - +
  • [9] Low-Power Soft Error Hardened Latch
    Alidash, Hossein Karimiyan
    Oklobdzija, Vojin G.
    JOURNAL OF LOW POWER ELECTRONICS, 2010, 6 (01) : 218 - 226
  • [10] A Quadruple-Node Upsets Hardened Latch Design Based on Cross-Coupled Elements
    Zhengfeng Huang
    Zishuai Li
    Liting Sun
    Huaguo Liang
    Tianming Ni
    Aibin Yan
    Journal of Electronic Testing, 2024, 40 : 19 - 30