共 50 条
- [32] CMOS latch bit-cell array for low-power SRAM design IEICE ELECTRONICS EXPRESS, 2010, 7 (15): : 1145 - 1151
- [34] A High-Gain, Low-Power Latch Comparator Design for Oversampled ADCs 2018 5TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2018, : 908 - 913
- [35] Design considerations for low-power ultra wideband receivers 6th International Symposium on Quality Electronic Design, Proceedings, 2005, : 668 - 673
- [36] Traveling the wild frontier of ultra low-power design INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 747 - 747
- [38] Low power dissipation SEU-hardened CMOS latch PIERS 2007 BEIJING: PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM, PTS I AND II, PROCEEDINGS, 2007, : 1522 - +
- [39] Ultra low-power sensor node for wireless health monitoring system 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2363 - 2366