Low-power area-efficient decimation filters in sigma-delta ADCs

被引：0

作者：

Yi, Feng ^{[1
]}

Wu, Xiaobo ^{[1
]}

Xu, Jian ^{[1
]}

机构：

[1] Zhejiang Univ, Inst VLSI Design, Hangzhou 310027, Peoples R China

来源：

EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS | 2007年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The performances of different structures for Sinc filters were analyzed and compared in this paper. To reduce their power consumption and chip area, a new optimum method was proposed. And it was implemented in poly-phase structure and direct-realization structure respectively for verification. In addition, the low-power area-efficient optimization scheme for decimation filters in Sigma-Delta ADCs was also discussed. All simulation results were obtained under supply voltage of 1.62 V using TSMC 0.18 mu m CMOS technology. The results showed that, compared to CIC, 36% area and 50% power were saved for poly-phase structure and 64% power consumption was reduced for direct-realization structure.

引用

页码：833 / 836

页数：4

共 50 条

[41] Analysis of Decimation on Finite Frames with Sigma-Delta Quantization
Lin, Kung-Ching
CONSTRUCTIVE APPROXIMATION, 2019, 50 (03) : 507 - 542
[42] Decimation filtering for Sigma-Delta modulated video signals
Rothermel, A
Lares, R
INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1997 DIGEST OF TECHNICAL PAPERS, 1997, : 428 - 429
[43] High-Speed Low-Power Decimation Filter for Wideband Delta-Sigma ADC
Xie, Yi
Zhang, Minglei
Wei, Baoyue
Fan, Xiaohua
2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 591 - 594
[44] Digital decimation filter design for Sigma-Delta ADC
Song, M. X.
Li, J. W.
Guan, Z. Q.
INFORMATION SCIENCE AND ELECTRONIC ENGINEERING, 2017, : 27 - 30
[45] Analysis of Decimation on Finite Frames with Sigma-Delta Quantization
Kung-Ching Lin
Constructive Approximation, 2019, 50 : 507 - 542
[46] A low-voltage low-power sigma-delta modulator with improved performance in overload condition
Thompson, H
Hufford, M
Evans, W
Naviasky, E
PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 519 - 522
[47] Fast Fourier transform algorithm for low-power and area-efficient implementation
Oh, JY
Lim, MS
IEICE TRANSACTIONS ON COMMUNICATIONS, 2006, E89B (04) : 1425 - 1429
[48] Low-Power Area-Efficient Delay Element With A Wide Delay Range
Al-Eryani, Jidan
Stanitzki, Alexander
Konrad, Karsten
Tavangaran, Nima
Brueckmann, Dieter
Kokozinski, Rainer
2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2012, : 717 - 720
[49] An Ultra Low-Power and Area-Efficient Baseband Processor for WBAN Transmitter
Chen, Mengyuan
Han, Jun
Fang, Dabin
Zou, Yao
Zeng, Xiaoyang
2013 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA), 2013,
[50] A Low-power and Area-efficient Radix-3 SAR ADC
Reddy, Yelaka Sunil Gavaskar
Lam, Y. Y. H.
PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 146 - 149

← 1 2 3 4 5 →