FPGA-Based Software Profiler for Hardware/Software Co-design

被引:0
|
作者
Saad, El-Sayed M. [1 ]
Awadalla, Medhat H. A. [1 ]
El-Deen, Kareem Ezz [1 ]
机构
[1] Helwan Univ, Dept Commun Elect & Comp, Fac Engn, Cairo, Egypt
关键词
COSYNTHESIS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Embedded systems are a mixture of software running, on a microprocessor and application-specific hardware. Hardware/Software co-design requires an appropriate profiler to detect the functions that contribute to a large percentage of program execution. Software based profiling tools, such as the well-known GNU gprof profiler, integrates an extra code with the software program to be profiled causing a significant performance overhead. To address this issue, this paper proposes a software profiler called AddressTracer. This profiler is an adaptation of a non-intrusive, real time profiler called SnoopP. The AddressTracer is accurately able to evaluate the performance matrices of any specific software function. A software benchmark, Secure Hash Algorithm (SHA), is profiled using AddressTracer and other software profiling tools. Airwolf, and GNU software profiling tool (gprof), for a quantitative comparison and their performance overhead are studied. The achieved results show that AddressTracer provides accurate profiling results with no performance overhead. Airwolf causes a very low remarkable performance overhead compared with that incurred by gprof.
引用
收藏
页码:475 / 482
页数:8
相关论文
共 50 条
  • [31] Hardware Software Co-design in Haskell
    Aronsson, Markus
    Sheeran, Mary
    ACM SIGPLAN NOTICES, 2017, 52 (10) : 162 - 173
  • [32] Hierarchical hardware/software co-design
    Niculiu, T
    Burileanu, D
    Manolescu, A
    Becker, J
    Glesner, M
    SIMULATION IN INDUSTRY'99: 11TH EUROPEAN SIMULATION SYMPOSIUM 1999, 1999, : 697 - 699
  • [33] Using FIFOs in hardware-software co-design for FPGA based embedded systems
    Ross, C
    Bohm, W
    12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 318 - 319
  • [34] Object-based hardware/software co-design
    Sadler, DR
    Lloyd, DW
    Jelly, IE
    CONFERENCE PROCEEDINGS OF THE 1996 IEEE FIFTEENTH ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS, 1996, : 282 - 288
  • [35] Hardware-Software Co-Design Based Obfuscation of Hardware Accelerators
    Chakraborty, Abhishek
    Srivastava, Ankur
    2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 549 - 554
  • [36] FPGA Implementation of Blokus Duo Player using Hardware/Software Co-Design
    Kojima, Akira
    PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2014, : 378 - 381
  • [37] Co-Design of Multicore Hardware and Multithreaded Software for Thread Performance Assessment on an FPGA
    Adam, George K.
    COMPUTERS, 2022, 11 (05)
  • [38] Accelerating SuperBE with Hardware/Software Co-Design
    Chen, Andrew Tzer-Yeu
    Gupta, Rohaan
    Borzenko, Anton
    Wang, Kevin I-Kai
    Biglari-Abhari, Morteza
    JOURNAL OF IMAGING, 2018, 4 (10):
  • [39] A compositional framework for hardware/software co-design
    Cau, A
    Hale, R
    Dimitrov, J
    Zedan, H
    Moszkowski, B
    Manjunathaiah, M
    Spivey, M
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2002, 6 (04) : 367 - 399
  • [40] DSP SOLUTIONS FOR HARDWARE SOFTWARE CO-DESIGN
    KUNKEL, J
    SUBRAMANIAN, R
    ELECTRONIC PRODUCT DESIGN, 1995, 16 (07): : S12 - S14