FPGA-Based Software Profiler for Hardware/Software Co-design

被引:0
|
作者
Saad, El-Sayed M. [1 ]
Awadalla, Medhat H. A. [1 ]
El-Deen, Kareem Ezz [1 ]
机构
[1] Helwan Univ, Dept Commun Elect & Comp, Fac Engn, Cairo, Egypt
关键词
COSYNTHESIS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Embedded systems are a mixture of software running, on a microprocessor and application-specific hardware. Hardware/Software co-design requires an appropriate profiler to detect the functions that contribute to a large percentage of program execution. Software based profiling tools, such as the well-known GNU gprof profiler, integrates an extra code with the software program to be profiled causing a significant performance overhead. To address this issue, this paper proposes a software profiler called AddressTracer. This profiler is an adaptation of a non-intrusive, real time profiler called SnoopP. The AddressTracer is accurately able to evaluate the performance matrices of any specific software function. A software benchmark, Secure Hash Algorithm (SHA), is profiled using AddressTracer and other software profiling tools. Airwolf, and GNU software profiling tool (gprof), for a quantitative comparison and their performance overhead are studied. The achieved results show that AddressTracer provides accurate profiling results with no performance overhead. Airwolf causes a very low remarkable performance overhead compared with that incurred by gprof.
引用
收藏
页码:475 / 482
页数:8
相关论文
共 50 条
  • [1] Software profiler for fpga-based hardware/software co-design
    Department of Communication, Electronics and Computers, Faculty of Engineering, University of Helwan, Egypt
    不详
    J Eng Appl Sci, 2009, 1 (59-76):
  • [2] Accelerating an FPGA-Based SAT Solver by Software and Hardware Co-design
    MA Kefan
    XIAO Liquan
    ZHANG Jianmin
    LI Tiejun
    ChineseJournalofElectronics, 2019, 28 (05) : 953 - 961
  • [3] Accelerating an FPGA-Based SAT Solver by Software and Hardware Co-design
    Ma, Kefan
    Xiao, Liquan
    Zhang, Jianmin
    Li, Tiejun
    CHINESE JOURNAL OF ELECTRONICS, 2019, 28 (05) : 953 - 961
  • [4] Energy profiler for hardware/software co-design
    Sreeramaneni, R
    Vrudhula, SBK
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 335 - 340
  • [5] FPGA-Based Hardware/Software Co-Design of a Bio-Inspired SAT Solver
    Nguyen, Anh Hoang Ngoc
    Aono, Masashi
    Hara-Azumi, Yuko
    IEEE ACCESS, 2020, 8 (49053-49065) : 49053 - 49065
  • [6] SECDA: Efficient Hardware/Software Co-Design of FPGA-based DNN Accelerators for Edge Inference
    Haris, Jude
    Gibson, Perry
    Cano, Jose
    Agostini, Nicolas Bohm
    Kaeli, David
    2021 IEEE 33RD INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2021), 2021, : 33 - 43
  • [7] Accelerating Tiny YOLOv3 using FPGA-based Hardware/Software Co-Design
    Ahmad, Afzal
    Pasha, Muhammad Adeel
    Raza, Ghulam Jilani
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [8] FPGA-BASED EFFICIENT HARDWARE/SOFTWARE CO-DESIGN FOR INDUSTRIAL SYSTEMS WITH CONSIDERATION OF OUTPUT SELECTION
    Deliparaschos, Kyriakos M.
    Michail, Konstantinos
    Zolotas, Argyrios C.
    Tzafestas, Spyros G.
    JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2016, 67 (03): : 150 - 159
  • [9] Hardware-software co-design of a dynamically reconfigurable FPGA-based fuzzy logic controller
    Fons, Francisco
    Fons, Mariano
    Canto, Enrique
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 1228 - 1231
  • [10] Hardware-Software Co-Design of AES on FPGA
    Baskaran, Saambhavi
    Rajalakshmi, Pachamuthu
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI'12), 2012, : 1118 - 1122