Design of a configurable embedded processor architecture for DSP functions

被引：0
|
作者：
Yue, H [1 ]
Lai, MC [1 ]
Dai, K [1 ]
Wang, ZY [1 ]
机构：
[1] Natl Univ Def Technol, Sch Comp, Changsha 410073, Hunan, Peoples R China
来源：
11TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS WORKSHOPS, VOL II, PROCEEDINGS, | 2005年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Most of the embedded applications are served today by general-purpose processors or special-purpose ASIC processors containing hundreds to thousands of ALUs. While such solutions are efficient, they lack flexibility and are not feasible for certain embedded applications. ASIP(Application Specific Instruction Processor) design methodology can not only satisfy the functionality and performance requirements of the embedded systems but also flexible. So it is widely adopted in embedded processor design domain. For the widely adopting of digital signal processing in the embedded applications, this paper studies a configurable VLIW processor architecture based oil TTA(Transport Triggered Architecture) for high performance digital signal processing in embedded systems. The methodology of ASIP design is applied and some handle optimizations are taken. It is shown that it has high performance to run the digital signal processing kernel applications, and its simplicity and flexibility encourages for further development with tuned functionality.
引用
收藏
页码：27 / 31
页数：5
相关论文
共 50 条
  • [21] Design of a media processor based on DSP processor
    Gao, Jian
    Chen, Jie
    Zhou, Li
    Liu, Yang
    Ma, Xu
    Huang, Xuan
    Wang, Zhenpeng
    Li, Lu
    2006 10TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2006, : 1330 - +
  • [22] A DSP engine for an extensible media embedded processor
    Furusawa, T
    Katayama, F
    Arai, Y
    Inoue, S
    Matsui, M
    Nishikawa, M
    Yoshimoto, T
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 160 - 163
  • [23] A configurable modular test processor and scan controller architecture
    Frost, R.
    Rudolph, D.
    Galke, C.
    Kothe, R.
    Vierhaus, H. T.
    13TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM PROCEEDINGS, 2007, : 277 - 282
  • [24] Configurable CNN SoC Co-Processor Architecture
    Wijaya, Joshua Adiel
    Adiono, Trio
    2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, : 281 - 282
  • [25] A Novel Architecture Scheme with Adaptive Pipeline Coupling Technique for DSP Processor Design
    Tang, Zheng
    Xie, Jing
    Mao, Zhigang
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [26] Architecture research and IC design for embedded ultra-micro processor
    Chen Zhang-Jin
    Jin Zhe-Ming
    Xu Mei-Hua
    Feng, Ran
    HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION, 2007, : 346 - +
  • [27] A highly configurable cache architecture for embedded systems
    Zhang, CJ
    Vahid, F
    Najjar, W
    30TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2003, : 136 - 146
  • [28] Design - Time Configurable Processor Basic Structure
    Adamec, Filip
    Fryza, Tomas
    PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 119 - 120
  • [29] On-Chip Memory Architecture Exploration Framework for DSP Processor-Based Embedded System on Chip
    Kumar, T. S. Rajesh
    Govindarajan, R.
    Ravikumar, C. P.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2012, 11 (01)
  • [30] PositIV:A Configurable Posit Processor Architecture for Image and Video Processing
    Ramachandran, Akshat
    Gustafson, John
    Roy, Anusua
    Ansari, Rizwan Ahmed
    Daruwala, Rohin
    2022 25TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2022, : 93 - 100
12345