Path Sensitive Cache Analysis Using Cache Miss Paths

被引:0
|
作者
Nagar, Kartik [1 ]
Srikant, Y. N. [1 ]
机构
[1] Indian Inst Sci, Bangalore 560012, Karnataka, India
来源
VERIFICATION, MODEL CHECKING, AND ABSTRACT INTERPRETATION (VMCAI 2015) | 2015年 / 8931卷
关键词
WCET; EFFICIENT;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Cache analysis plays a very important role in obtaining precise Worst Case Execution Time (WCET) estimates of programs for real-time systems. While Abstract Interpretation based approaches are almost universally used for cache analysis, they fail to take advantage of its unique requirement: it is not necessary to find the guaranteed cache behavior that holds across all executions of a program. We only need the cache behavior along one particular program path, which is the path with the maximum execution time. In this work, we introduce the concept of cache miss paths, which allows us to use the worst-case path information to improve the precision of AI-based cache analysis. We use Abstract Interpretation to determine the cache miss paths, and then integrate them in the IPET formulation. An added advantage is that this further allows us to use infeasible path information for cache analysis. Experimentally, our approach gives more precise WCETs as compared to AI-based cache analysis, and we also provide techniques to trade-off analysis time with precision to provide scalability.
引用
收藏
页码:43 / 60
页数:18
相关论文
共 50 条
  • [31] Critical analysis of cache memory performance concerning miss rate and power consumption
    Dave, Hetal V.
    Kotak, Nirali A.
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2022, 15 (06) : 516 - 524
  • [32] Tolerating cache-miss latency with multipass pipelines
    Barnes, RD
    Ryoo, S
    Hwu, WMW
    IEEE MICRO, 2006, 26 (01) : 40 - 47
  • [33] Cache miss-aware Dynamic Stack Allocation
    Sung-Joon, Jang
    Chung, Moo-Kyoung
    Kim, Jaemoon
    Kyung, Chong-Min
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3494 - +
  • [34] A miss history-based architecture for cache prefetching
    Phalke, V
    Gopinath, B
    MEMORY MANAGEMENT, 1995, 986 : 381 - 398
  • [35] SkipCache: Miss-rate Aware Cache Management
    Raghavendra, K.
    Warrier, Tripti S.
    Mutyam, Madhu
    PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'12), 2012, : 481 - 481
  • [36] MULTI-PROGRAMMING MISS RATIO IN CACHE MEMORIES
    WITTE, J
    SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1979, 8 (03): : 157 - 161
  • [37] Cache characterization surfaces and predicting workload miss rates
    Sorenson, ES
    Flanagan, JK
    WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, 2001, : 129 - 139
  • [38] Improving Cache Power and Performance Using Deterministic Naps and Early Miss Detection
    Olorode, Oluleye D.
    Nourani, Mehrdad
    IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2015, 1 (03): : 150 - 158
  • [39] Fast Miss Ratio Curve Modeling for Storage Cache
    Hu, Xiameng
    Wang, Xiaolin
    Zhou, Lan
    Luo, Yingwei
    Wang, Zhenlin
    Ding, Chen
    Ye, Chencheng
    ACM TRANSACTIONS ON STORAGE, 2018, 14 (02)
  • [40] A memory bandwidth effective cache store miss policy
    Rui, H
    Zhang, FX
    Hu, WW
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2005, 3740 : 750 - 760