Path Sensitive Cache Analysis Using Cache Miss Paths

被引:0
|
作者
Nagar, Kartik [1 ]
Srikant, Y. N. [1 ]
机构
[1] Indian Inst Sci, Bangalore 560012, Karnataka, India
来源
VERIFICATION, MODEL CHECKING, AND ABSTRACT INTERPRETATION (VMCAI 2015) | 2015年 / 8931卷
关键词
WCET; EFFICIENT;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Cache analysis plays a very important role in obtaining precise Worst Case Execution Time (WCET) estimates of programs for real-time systems. While Abstract Interpretation based approaches are almost universally used for cache analysis, they fail to take advantage of its unique requirement: it is not necessary to find the guaranteed cache behavior that holds across all executions of a program. We only need the cache behavior along one particular program path, which is the path with the maximum execution time. In this work, we introduce the concept of cache miss paths, which allows us to use the worst-case path information to improve the precision of AI-based cache analysis. We use Abstract Interpretation to determine the cache miss paths, and then integrate them in the IPET formulation. An added advantage is that this further allows us to use infeasible path information for cache analysis. Experimentally, our approach gives more precise WCETs as compared to AI-based cache analysis, and we also provide techniques to trade-off analysis time with precision to provide scalability.
引用
收藏
页码:43 / 60
页数:18
相关论文
共 50 条
  • [21] Mispredicted path cache effects
    Combs, J
    Combs, CB
    Shen, JP
    EURO-PAR'99: PARALLEL PROCESSING, 1999, 1685 : 1322 - 1331
  • [22] Cache miss clustering for banked memory systems
    Ozturk, O.
    Chen, G.
    Kandemir, M.
    Karakoy, M.
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 412 - +
  • [23] Cache Miss Analysis for GPU Programs Based on Stack Distance Profile
    Tang, Tao
    Yang, Xuejun
    Lin, Yisong
    31ST INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS (ICDCS 2011), 2011, : 623 - 634
  • [24] Reducing cache miss penalty using I-FETCH instructions
    Okamoto, S
    Kazuyoshi, T
    HIGH PERFORMANCE COMPUTING SYSTEMS AND APPLICATIONS, 2002, 657 : 177 - 185
  • [25] Comprehensive multiprocessor cache miss rate generation using multivariate models
    Gluhovsky, I
    O'Krafka, B
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2005, 23 (02): : 111 - 145
  • [26] Precise, efficient, and context-sensitive cache analysis
    Florian Brandner
    Camille Noûs
    Real-Time Systems, 2022, 58 : 36 - 84
  • [27] Precise, efficient, and context-sensitive cache analysis
    Brandner, Florian
    Nous, Camille
    REAL-TIME SYSTEMS, 2022, 58 (01) : 36 - 84
  • [28] Boosting SMT trace processors performance with data cache miss sensitive thread scheduling mechanism
    Wang, Kai-feng
    Ji, Zhen-zhou
    Hu, Ming-zeng
    MICROPROCESSORS AND MICROSYSTEMS, 2006, 30 (05) : 225 - 233
  • [29] Just say no: Benefits of early cache miss determination
    Memik, G
    Reinman, G
    Mangione-Smith, WH
    NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2003, : 307 - 316
  • [30] Improved indexing for cache miss reduction in embedded systems
    Givargis, T
    40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 875 - 880