Path Sensitive Cache Analysis Using Cache Miss Paths

被引:0
|
作者
Nagar, Kartik [1 ]
Srikant, Y. N. [1 ]
机构
[1] Indian Inst Sci, Bangalore 560012, Karnataka, India
关键词
WCET; EFFICIENT;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Cache analysis plays a very important role in obtaining precise Worst Case Execution Time (WCET) estimates of programs for real-time systems. While Abstract Interpretation based approaches are almost universally used for cache analysis, they fail to take advantage of its unique requirement: it is not necessary to find the guaranteed cache behavior that holds across all executions of a program. We only need the cache behavior along one particular program path, which is the path with the maximum execution time. In this work, we introduce the concept of cache miss paths, which allows us to use the worst-case path information to improve the precision of AI-based cache analysis. We use Abstract Interpretation to determine the cache miss paths, and then integrate them in the IPET formulation. An added advantage is that this further allows us to use infeasible path information for cache analysis. Experimentally, our approach gives more precise WCETs as compared to AI-based cache analysis, and we also provide techniques to trade-off analysis time with precision to provide scalability.
引用
收藏
页码:43 / 60
页数:18
相关论文
共 50 条
  • [1] Refining Cache Behavior Prediction Using Cache Miss Paths
    Nagar, Kartik
    Srikant, Y. N.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2017, 16 (04)
  • [2] PHYLOGENETIC ANALYSIS OF SOFTWARE USING CACHE MISS STATISTICS
    Verde, Sebastiano
    Milani, Simone
    Calvagno, Giancarlo
    2019 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2019, : 2552 - 2556
  • [3] Reducing cache miss ratio for routing prefix cache
    Liu, H
    GLOBECOM'02: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-3, CONFERENCE RECORDS: THE WORLD CONVERGES, 2002, : 2323 - 2327
  • [4] Revisiting the Cache Miss Analysis of Multithreaded Algorithms
    Cole, Richard
    Ramachandran, Vijaya
    LATIN 2012: THEORETICAL INFORMATICS, 2012, 7256 : 172 - 183
  • [5] Bargain Cache: Using File-System Metadata to Reduce the Cache Miss Penalty
    Zhao, Yingjie
    Xiao, Nong
    PDCAT 2008: NINTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2008, : 177 - 184
  • [6] DISK CACHE - MISS RATIO ANALYSIS AND DESIGN CONSIDERATIONS
    SMITH, AJ
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1985, 3 (03): : 161 - 203
  • [7] DISK CACHE - MISS RATIO ANALYSIS AND DESIGN CONSIDERATIONS
    SMITH, AJ
    PERFORMANCE EVALUATION, 1983, 3 (04) : 314 - 315
  • [8] Miss-rate reduction in texture cache by adaptive cache indexing
    Kim, CH
    Im, YH
    Kim, LS
    ELECTRONICS LETTERS, 2004, 40 (10) : 597 - 598
  • [9] Reducing DRAM Cache Access in Cache Miss via an Effective Predictor
    Wang, Qi
    Xing, Yanzhen
    Wang, Donghui
    PROCEEDINGS OF 2016 IEEE 7TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS 2016), 2016, : 501 - 504
  • [10] A cache replacement policy to reduce cache miss rate for multiprocessor architecture
    Lim, Ho
    Kim, Jaehwan
    Chong, Jong-wha
    IEICE ELECTRONICS EXPRESS, 2010, 7 (12): : 850 - 855