Experimental Study of Charge Trapping Type FinFET Flash Memory

被引：0

作者：

Liu, Yongxun ^{[1
]}

Nabatame, Toshihide ^{[2
]}

Matsukawa, Takashi ^{[1
]}

Endo, Kazuhiko ^{[1
]}

O'uchi, Sinichi ^{[1
]}

Tsukada, Junichi ^{[1
]}

Yamauchi, Hiromi ^{[1
]}

Ishikawa, Yuki ^{[1
]}

Mizubayashi, Wataru ^{[1
]}

Morita, Yukinori ^{[1
]}

Migita, Shinji ^{[1
]}

Ota, Hiroyuki ^{[1
]}

Chikyow, Toyohiro ^{[2
]}

Masahara, Meishoku ^{[1
]}

机构：

[1] AIST, 1-1-1 Umezono, Tsukuba, Ibaraki 3058568, Japan

[2] Natl Inst Mat Sci, Tsukuba, Ibaraki 3050044, Japan

来源：

2014 IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) | 2014年

关键词：

FinFET; Flash memory; Charge trapping; 3D fin-channel; High-k; Blocking layer; Gate work function;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The 3D fin-channel SONOS, MONOS and MANOS type flash memories with different gate and blocking layer materials have been successfully fabricated and their electrical characteristics have been comparatively investigated. It was found that MANOS type flash memory with an Al2O3 blocking layer and a TiN metal gate shows the better performance as compared to the SONOS and MONOS type ones thanks to the high-k effect of Al2O3 and the high gate work function of TiN.

引用

页数：4

共 50 条

[21] Charge-assisted Recovery and Degradation in Charge-trapping 3D NAND Flash Memory, Experimental Evidences and Theoretical Perspectives
Ma, Xiaolei
Cao, Rui
Wang, Fei
Zhan, Xuepeng
Chen, Jiezhi
2020 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2020, : 41 - 42
[22] Study of local trapping and STI edge effects on charge-trapping NAND Flash
Lue, Hang-Ting
Hsu, Tzu-Hsuan
Wang, Szu-Yu
Hsiao, Yi-Hsuan
Lai, Erh-Kun
Yang, Ling-Wu
Yang, Tahone
Chen, Kuang-Chao
Hsieh, Kuang-Yeu
Liu, Rich
Lu, Chih-Yuan
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 161 - +
[23] Spatial distribution of charge traps in a SONOS-type flash memory using a high-k trapping layer
Zhang, Gang
Wang, Xin-Peng
Yoo, Won Jong
Li, Ming-Fu
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) : 3317 - 3324
[24] Fin-type SONOS flash memory with different trapping layer
Park, J. G.
Oh, J. S.
Yang, S. D.
Jeong, K. S.
Kim, Y. M.
Lee, G. W.
PHYSICS OF SEMICONDUCTORS: 30TH INTERNATIONAL CONFERENCE ON THE PHYSICS OF SEMICONDUCTORS, 2011, 1399
[25] Fabrication and Evaluation of Split-Gate Type Charge-Trapping Nonvolatile Memory with High-k Trapping and Blocking Layers for Embedded Flash
Wang, Y. Z.
Amo, A.
Tsukuda, E.
Sonoda, K.
Ogura, R.
Kimura, S.
Saito, T.
Yamaguchi, T.
Mihara, T.
Inoue, M.
Ogata, T.
TWENTIETH INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY (IWJT 2021), 2021, : 8 - 11
[26] Improvement of Operation Characteristics for MONOS Charge Trapping Flash Memory with SiGe Buried Channel
侯朝昭
王桂磊
姚佳欣
张青竹
殷华湘
Chinese Physics Letters, 2018, (05) : 131 - 135
[27] Improvement of Operation Characteristics for MONOS Charge Trapping Flash Memory with SiGe Buried Channel
Hou, Zhao-Zhao
Wang, Gui-Lei
Yao, Jia-Xin
Zhang, Qing-Zhu
Yin, Hua-Xiang
CHINESE PHYSICS LETTERS, 2018, 35 (05)
[28] Improvement of Operation Characteristics for MONOS Charge Trapping Flash Memory with SiGe Buried Channel
侯朝昭
王桂磊
姚佳欣
张青竹
殷华湘
Chinese Physics Letters, 2018, 35 (05) : 131 - 135
[29] Simulation of trapping properties of high κ material as the charge storage layer for flash memory application
Yeo, YN
Wang, YQ
Samanta, SK
Yoo, WJ
Samudra, G
Gao, DY
Chong, CC
THIN SOLID FILMS, 2006, 504 (1-2) : 209 - 212
[30] Efficient and Reliable Schottky Barrier Silicon Nanowire Charge-Trapping Flash Memory
Lien, Chenhsin
Shih, Chun-Hsing
Chang, We
Luo, Yan-Xiang
Shia, Ruei-Kai
Wu, Wen-Fa
2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 765 - 767

← 1 2 3 4 5 →