Multiplier-less and compact FPGA implementation of Mihalas-Niebur neuron

被引：0
|
作者：
Kongpoon, Metha [1 ]
Leelavattananon, Kritsapon [1 ]
机构：
[1] King Mongkuts Inst Technol Ladkrabang, Fac Engn, Dept Elect Engn, Bangkok, Thailand
来源：
2019 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2019) | 2019年
关键词：
Mihalas-Niebur neuron; FPGA; multiplier-less neuron; compact implementation;
D O I：
10.1109/apccas47518.2019.8953116
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The modified Mihalas-Niebur neuron model suitable for a compact digital implementation is presented. Based on the modified model, a multiplier-less and compact Mihalas-Niebur neuron that uses word-length optimization and bitwise shifting operators for the multiplication was designed and implemented on an FPGA. The simulation results show that the proposed neuron successfully produces all 20 prominent spiking patterns with a few FPGA resources used.
引用
收藏
页码：321 / 324
页数：4
相关论文
共 36 条
  • [21] A multiplier-less GA optimized pulsed neural network for satellite image analysis using a FPGA
    Zhuang, Hualiang
    Low, Kay-Soon
    Yau, Wei-Yun
    ICIEA 2008: 3RD IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, PROCEEDINGS, VOLS 1-3, 2008, : 302 - +
  • [22] Multiplier-less implementation of linear phase cosine modulated filter banks with composite channel number
    Yiu, PM
    Chan, SC
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 13 - 16
  • [23] On feasibility of a multiplier-less phase-shifting scheme for digital phase modulation and its VLSI implementation
    Mahapatra, R.
    Dhar, A. S.
    Datta, D.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2007, 94 (02) : 171 - 181
  • [24] Energy computation and multiplier-less implementation of the two-dimensional FitzHugh–Nagumo (FHN) neural circuit
    Zeric Tabekoueng Njitacke
    Gokul Sriram
    Karthikeyan Rajagopal
    Anitha Karthikeyan
    Jan Awrejcewicz
    The European Physical Journal E, 2023, 46
  • [25] New Multiplier-Less Compact Tunable Charge-Controlled Memelement Emulator Using Grounded Passive Elements
    Kapil Bhardwaj
    Mayank Srivastava
    Circuits, Systems, and Signal Processing, 2022, 41 : 2429 - 2465
  • [26] New Multiplier-Less Compact Tunable Charge-Controlled Memelement Emulator Using Grounded Passive Elements
    Bhardwaj, Kapil
    Srivastava, Mayank
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022, 41 (05) : 2429 - 2465
  • [27] Design and implementation of multiplier-less tunable 2-D FIR filters using McClellan transformation
    Yeung, KS
    Chan, SC
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 761 - 764
  • [28] Digital multiplier-less implementation of high-precision SDSP and synaptic strength-based STDP
    Asgari, Hajar
    Maybodi, Babak Mazloom-Nezhad
    Sandamirskaya, Yulia
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (05) : 724 - 738
  • [29] Energy computation and multiplier-less implementation of the two-dimensional FitzHugh-Nagumo (FHN) neural circuit
    Njitacke, Zeric Tabekoueng
    Sriram, Gokul
    Rajagopal, Karthikeyan
    Karthikeyan, Anitha
    Awrejcewicz, Jan
    EUROPEAN PHYSICAL JOURNAL E, 2023, 46 (07):
  • [30] High performance multiplier-less pipelined FPGA architecture for 2-D non-separable quaternionic filter banks
    Rybenkov, Eugene, V
    Petrovsky, Nick A.
    2020 SIGNAL PROCESSING - ALGORITHMS, ARCHITECTURES, ARRANGEMENTS, AND APPLICATIONS (SPA), 2020, : 42 - 47
1234