Comparative Study of Crosstalk Noise Due to Inductive Links on Heterogeneous 3-D ICs

被引：0
|
作者：
Papistas, Ioannis A. [1 ]
Pavlidis, Vasilis F. [1 ]
机构：
[1] Univ Manchester, Sch Comp Sci, Adv Processor Technol Grp, Manchester, Lancs, England
来源：
2017 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION FOR RF, MICROWAVE, AND TERAHERTZ APPLICATIONS (NEMO) | 2017年
基金：
英国工程与自然科学研究理事会;
关键词：
HIGH-DENSITY;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Inductive links have been proposed as an intertier interconnect solution for three-dimensional (3-D) integrated systems. Combined with signal multiplexing, inductive links achieve high communication bandwidth comparable to that of through silicon vias. However, being a wireless medium, electromagnetic coupling between the inductive link and nearby on-chip interconnects can cause voltage fluctuations affecting interconnect performance. Signal interference from adjacent interconnects on the operation of inductive links has empirically been investigated. Nevertheless, the reverse problem has yet to be fully explored. Consequently, this paper investigates the effect of electromagnetic coupling on the global interconnects of the power delivery network in the vicinity of on-chip inductors for disparate technologies in a heterogeneous 3-D SiP.
引用
收藏
页码：314 / 316
页数：3
相关论文
共 50 条
  • [41] Heterogeneous 3D Integration of MOEMS and ICs
    Niklaus, Frank
    Fischer, Andreas C.
    2016 INTERNATIONAL CONFERENCE ON OPTICAL MEMS AND NANOPHOTONICS (OMN), 2016,
  • [42] Enhanced Wafer Matching Heuristics for 3-D ICs
    Pavlidis, Vasilis F.
    Xu, Hu
    De Micheli, Giovanni
    2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2012,
  • [43] 3-D ICs with TSVs:The hard work continues
    Jan Vardaman, E.
    Electronic Device Failure Analysis, 2013, 15 (03): : 46 - 47
  • [44] AC coupled interconnect for dense 3-D ICs
    Xu, J
    Mick, S
    Wilson, J
    Luo, L
    Chandrasekar, K
    Erickson, E
    Franzon, PD
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (05) : 2156 - 2160
  • [45] Advances in Design and Test of Monolithic 3-D ICs
    Chaudhuri, Arjun
    Banerjee, Sanmitra
    Park, Heechun
    Kim, Jinwoo
    Murali, Gauthaman
    Lee, Edward
    Kim, Daehyun
    Lim, Sung Kyu
    Mukhopadhyay, Saibal
    Chakrabarty, Krishnendu
    IEEE DESIGN & TEST, 2020, 37 (04) : 92 - 100
  • [46] SOC Test Architecture and Method for 3-D ICs
    Lo, Chih-Yen
    Hsing, Yu-Tsao
    Denq, Li-Ming
    Wu, Cheng-Wen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (10) : 1645 - 1649
  • [47] Thermal Conduction Path Analysis in 3-D ICs
    Vaisband, Boris
    Savidis, Ioannis
    Friedman, Eby G.
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 594 - 597
  • [48] Temperature Sensing RRAM Architecture for 3-D ICs
    Merkel, Cory E.
    Kudithipudi, Dhireesha
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (04) : 878 - 887
  • [49] Synchronization and Power Integrity Issues in 3-D ICs
    Pavlidis, Vasilis F.
    Xu, Hu
    Tsioutsios, Ioannis
    De Micheli, Giovanni
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 536 - 539
  • [50] Hierarchical Test Integration Methodology for 3-D ICs
    Chou, Che-Wei
    Li, Jin-Fu
    Yu, Yun-Chao
    Lo, Chih-Yen
    Kwai, Ding-Ming
    Chou, Yung-Fa
    IEEE DESIGN & TEST, 2015, 32 (04) : 59 - 70
12345