Quantum circuit design of 8x8 discrete cosine transform using its fast computation flow graph

被引：0

作者：

Tseng, CC ^{[1
]}

Hwang, TM ^{[1
]}

机构：

[1] Natl Kaohsiung First Univ Sci & Technol, Dept Comp & Commun Engn, Kaohsiung, Taiwan

来源：

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, quantum circuit design of 8x8 discrete cosine transform (DCT) is investigated. The proposed design procedure can be divided into the following three steps. First, the DCT matrix is decomposed into the product of sparse matrices based on its fast computation flow graph. Second, each sparse matrix is implemented by elementary quantum gates. Third, cascade the circuits of sparse matrices to obtain the final circuit. The proposed method makes fast DCT computation algorithm in digital signal processing be suitable for implementation in quantum computer.

引用

页码：828 / 831

页数：4

共 40 条

[31] Low-Power HEVC 8-point 2-D Discrete Cosine Transform Hardware Using Adder Compressors
Sequeira, Luis F.
Santana, Gustavo M.
Paim, Guilherme
Rocha, Leandro M. G.
Abreu, Brunno
Costa, Eduardo
Bampi, Sergio
2018 16TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2018, : 309 - 312
[32] An Improved High Speed fully pipelined 500 MHz 8x8 Baugh Wooley Multiplier design using 0.6 μm CMOS TSPC Logic Design Style
Asati, Abhijit
Chandrashekhar
IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 401 - +
[33] Design and Analysis of a novel 8X8 bit signed/unsigned synchronous MAC architecture using clock gating scheme for fixed-point arithmetic
Sarma, Rajkumar
Dhariwal, Sandeep
Jain, Shruti
2ND INTERNATIONAL CONFERENCE ON INTELLIGENT CIRCUITS AND SYSTEMS (ICICS 2018), 2018, : 423 - 429
[34] HARDWARE DESIGN AND IMPLEMENTATION OF FIXED-WIDTH STANDARD AND TRUNCATED 4x4, 6x6, 8x8 and 12x12-BIT MULTIPLIERS USING FPGA
Rais, Muhammad H.
POWER CONTROL AND OPTIMIZATION, 2010, 1239 : 192 - 196
[35] High-efficiency and Cost-sharing Architecture Design of Fast Algorithm Based Multiple 4x4 and 8x8 Forward Transforms For Multi-standard Video Encoder
Hsu, Hao-Fan
Chang, Chia-Wei
Fan, Chih-Peng
2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 184 - 187
[36] Design of a low-power 8 x 8-bit parallel multiplier using MOS current mode logic circuit
Kim, J. B.
Lee, Y. S.
INTERNATIONAL JOURNAL OF ELECTRONICS, 2007, 94 (10) : 905 - 913
[37] Design of a Wideband Antenna using Feeding Structure of an L-Probe and U-Slot Driven Patch for an mm-Wave 8x8 Phased Array
Hsu, Ching-Cheng
Tsai, Zuo-Min
Tarng, Jenn-Hwan
2023 ASIA-PACIFIC MICROWAVE CONFERENCE, APMC, 2023, : 701 - 703
[38] X-ray lithography of SU8 photoresist using fast miniature plasma focus device and its characterization using FTIR spectroscopy
Kalaiselvi, S. M. P.
Tan, T. L.
Talebitaher, A.
Lee, P.
Heussler, S. P.
Breese, M. B. H.
Rawat, R. S.
PHYSICS LETTERS A, 2015, 379 (06) : 560 - 569
[39] An Open-Source 4x8 Coarse-Grained Reconfigurable Array Using SkyWater 130 nm Technology and Agile Hardware Design Flow
Chen, Po-Han
Tsao, Charles
Raina, Priyanka
2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
[40] Design of low power, high speed 4 bit binary to Gray converter with 8x4 barrel shifter using nano dimensional MOS transistor for arithmetical, logical and telecommunication circuit and system application
Bari, Surajit
De, Debashis
Sarkar, Angsuman
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2019, 25 (05): : 1585 - 1591

← 1 2 3 4 →