Quantum circuit design of 8x8 discrete cosine transform using its fast computation flow graph

被引:0
|
作者
Tseng, CC [1 ]
Hwang, TM [1 ]
机构
[1] Natl Kaohsiung First Univ Sci & Technol, Dept Comp & Commun Engn, Kaohsiung, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, quantum circuit design of 8x8 discrete cosine transform (DCT) is investigated. The proposed design procedure can be divided into the following three steps. First, the DCT matrix is decomposed into the product of sparse matrices based on its fast computation flow graph. Second, each sparse matrix is implemented by elementary quantum gates. Third, cascade the circuits of sparse matrices to obtain the final circuit. The proposed method makes fast DCT computation algorithm in digital signal processing be suitable for implementation in quantum computer.
引用
收藏
页码:828 / 831
页数:4
相关论文
共 40 条
  • [21] Design of a beam steering antenna array using 8x8 butter matrix for indoor positioning system
    Bui Thi Duyen
    Hoang Thi Phuong Thao
    Le Minh Thuy
    Nguyen Quoc Cuong
    ELECTROMAGNETICS, 2020, 40 (07) : 500 - 514
  • [22] Quantum circuit design of discrete Hartley transform using recursive decomposition formula
    Tseng, CC
    Hwang, TM
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 824 - 827
  • [23] A new 2-D 8x8 DCT/IDCT core design using group distributed arithmetic
    Guo, JI
    Chen, JW
    Chen, HC
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 752 - 755
  • [24] High-efficiency Multiple 4x4 and 8x8 Inverse Transform Design With a Cost-effective Unified Architecture for Multistandard Video Decoders
    Chang, Chia-Wei
    Hsu, Hao-Fan
    Fan, Chih-Peng
    2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 507 - 510
  • [25] Error-free computation of 8x8 2-D DCT and IDCT using two-dimensional algebraic integer quantization
    Wahid, K
    Dimitrov, V
    Jullien, G
    17TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2005, : 214 - 221
  • [26] Design of a low-power, high performance, 8x8 bit multiplier using a Shannon-based adder cell
    Senthilpari, C.
    Singh, Ajay Kumar
    Diwakar, K.
    MICROELECTRONICS JOURNAL, 2008, 39 (05) : 812 - 821
  • [27] A Novel Design of Quantum 3:8 Decoder Circuit using Reversible Logic for Improvement in Key Quantum Circuit Design Parameters
    Mirizadeh, Seyyed Mohammad Amir
    Kouchak, Mohammad Mahdi Emadi
    Panahi, Mohammad Mahdi
    2021 26TH INTERNATIONAL COMPUTER CONFERENCE, COMPUTER SOCIETY OF IRAN (CSICC), 2021,
  • [28] Ultra-Fast, High-Performance 8x8 Approximate Multipliers by a New Multicolumn 3,3:2 Inexact Compressor and its Derivatives
    Karimi, Fereshteh
    Mirzaee, Reza Faghih
    Fakeri-Tabrizi, Ali
    Roohi, Arman
    arXiv, 2021,
  • [29] Fast 2-dimensional 8 x 8 integer transform algorithm design for H.264/AVC fidelity range extensions
    Fan, Chih-Peng
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2006, E89D (12) : 3006 - 3011
  • [30] Design of Wideband 8x8 Butler Matrix using Composite Right/Left-handed Transmission Line for Multi-mode OAM Generation
    Zhang, Yan
    Ye, Haoran
    Zhang, Jialin
    Zhang, Xurui
    Lu, Shanwei
    APPLIED COMPUTATIONAL ELECTROMAGNETICS SOCIETY JOURNAL, 2024, 39 (04): : 351 - 363