A SystemC simulation modeling approach for allocating task precedence graphs to multiprocessors

被引：0

作者：

Hassan, M. AbdElSalam ^{[1
]}

Okushi, Etsuko ^{[2
]}

Imai, Masaharu ^{[1
]}

机构：

[1] Osaka Univ, Grad Sch Informat Sci & Technol, Suita, Osaka 565, Japan

[2] Mitsubishi Electr Corp, Design Syst Engn Ctr, Tokyo, Japan

来源：

ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2007年

基金：

日本学术振兴会;

关键词：

D O I：

10.1109/ICASIC.2007.4415851

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper we present a methodology to address the allocation/scheduling problem of a given parallel application Task Precedence Graph (TPG) to multiprocessors using SystemC simulation models. The main goal is to rapidly evaluate different multiprocessor architectural alternatives in terms of time, energy and area cost based on a given task graph allocation decision. The viability and potential of the proposed methodology is demonstrated by an illustrative case study.

引用

页码：1205 / 1208

页数：4

共 50 条

[31] Efficient Scheduling of Arbitrary Task Graphs to Multiprocessors Using a Parallel Genetic Algorithm
Kwok, Y.-K.
Ahmad, I.
Journal of Parallel and Distributed Computing, 47 (01):
[32] Dealing with heterogeneity through limited duplication for scheduling precedence constrained task graphs
Bansal, S
Kumar, P
Singh, K
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2005, 65 (04) : 479 - 491
[33] StateCharts to SystemC: a High Level Hardware Simulation Approach
Mura, Marcello
Paolieri, Marco
Negri, Luca
Sami, Maria Giovanna
GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 505 - 508
[34] An Automated Approach to SystemC/Simulink Co-Simulation
Mendoza, F.
Koellner, C.
Becker, J.
Mueller-Glaser, K. D.
2011 22ND IEEE INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING (RSP), 2011, : 135 - 141
[35] Automatic generation of scheduled SystemC models of embedded systems from extended task graphs
Klaus, S
Huss, SA
Trautmann, T
SYSTEM SPECIFICATION AND DESIGN LANGUAGES: BEST OF FDL '02, 2003, : 207 - 217
[36] Generation of precedence graphs for a product family using a disassembly approach
Fouda, P
De Lit, P
Rekiek, B
Delchambre, A
PROCEEDINGS OF THE 2001 IEEE INTERNATIONAL SYMPOSIUM ON ASSEMBLY AND TASK PLANNING (ISATP2001): ASSEMBLY AND DISASSEMBLY IN THE TWENTY-FIRST CENTURY, 2001, : 226 - 231
[37] Modeling and Simulation of a Many-Core Architecture Using SystemC
Silva, Ana Rita
Jose, Wilson
Neto, Horacio
Vestias, Mario
CONFERENCE ON ELECTRONICS, TELECOMMUNICATIONS AND COMPUTERS - CETC 2013, 2014, 17 : 146 - 153
[38] Heterogeneous co-simulation with SDL and SystemC for protocol modeling
Jozawa, T
Huang, LP
Sakai, T
Takeuchi, S
Kasslin, M
2006 IEEE RADIO AND WIRELESS SYMPOSIUM, PROCEEDINGS, 2006, : 603 - 606
[39] A reacting approach for design task allocating under resource unavailability
Wei, Meng
Yang, Yu
Li, Qiucheng
3RD INTERNATIONAL CONFERENCE ON ADVANCES IN ENERGY, ENVIRONMENT AND CHEMICAL ENGINEERING, 2017, 69
[40] Modeling and simulation of Wireless Sensor Network (WSN) with SpecC and SystemC
Rafiee, M.
Ghaznavi-Ghoushchi, M. B.
Kheirh, S.
Seyfe, B.
2009 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND TECHNOLOGY, VOL I, PROCEEDINGS, 2009, : 515 - 519

← 1 2 3 4 5 →