Cooperative communication based barrier synchronization in on-chip mesh architectures

被引:3
|
作者
Chen, Xiaowen [1 ,2 ]
Lu, Zhonghai [2 ]
Jantsch, Axel [2 ]
Chen, Shuming [1 ]
Liu, Hai [1 ]
机构
[1] Natl Univ Def Technol, Changsha 410073, Hunan, Peoples R China
[2] KTH Royal Inst Technol, S-16440 Stockholm, Sweden
来源
IEICE ELECTRONICS EXPRESS | 2011年 / 8卷 / 22期
基金
中国国家自然科学基金;
关键词
cooperative communication; barrier synchronization;
D O I
10.1587/elex.8.1856
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose cooperative communication as a means to enable efficient and scalable barrier synchronization on mesh-based many-core architectures. Our approach is different from but orthogonal to conventional algorithm-based optimizations. It relies on collaborating routers to provide efficient gather and multicast communication. In conjunction with a master-slave algorithm, it exploits the mesh regularity to achieve efficiency. The gather and multicast functions have been implemented in our router. Synthesis results suggest marginal area overhead. With synthetic and benchmark experiments, we show that our approach significantly reduces synchronization completion time and increases speedup.
引用
收藏
页码:1856 / 1862
页数:7
相关论文
共 50 条
  • [31] Implementation and evaluation of on-chip network architectures
    Gratz, Paul
    Kim, Changkyu
    McDonald, Rober
    Keckler, Stephen W.
    Burger, Doug
    PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 477 - +
  • [32] Physical planning of on-chip interconnect Architectures
    Chen, HY
    Bo, Y
    Feng, Z
    Cheng, CK
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 30 - 35
  • [33] Photonic VLSI for on-chip computing architectures
    Apsel, A
    Yin, T
    Pappu, AM
    NANOPHOTONICS FOR COMMUNICATION: MATERIALS AND DEVICES, 2004, 5597 : 1 - 12
  • [34] On-chip photonic transistor based on the spike synchronization in circuit QED
    Gul, Yusuf
    INTERNATIONAL JOURNAL OF MODERN PHYSICS B, 2018, 32 (08):
  • [35] Allocating Irregular Partitions in Mesh-Based On-Chip Networks
    Rodrigo, Samuel
    Sem-Jacobsen, Frank Olaf
    Skeie, Tor
    EURO-PAR 2012: PARALLEL PROCESSING WORKSHOPS, 2013, 7640 : 307 - 316
  • [36] On-Chip Synchronization of Kerr Frequency Combs
    Jang, Jae K.
    Ji, Xingchen
    Joshi, Chaitanya
    Okawachi, Yoshitomo
    Lipson, Michal
    Gaeta, Alexander L.
    2020 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO), 2020,
  • [37] Incorporating PVT variations in system-level power exploration of on-chip communication architectures
    Pasricha, Sudeep
    Park, Young-Hwan
    Kurdahi, Fadi J.
    Dutt, Nikil
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 363 - 370
  • [39] A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures
    Kim, Jongman
    Nicopoulos, Chrysostomos
    Park, Dongkook
    Das, Reetuparna
    Xie, Yuan
    Vijaykrishnan, N.
    Yousif, Mazin S.
    Das, Chita R.
    ISCA'07: 34TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, CONFERENCE PROCEEDINGS, 2007, : 138 - 149
  • [40] Efficient synchronization for embedded on-chip multiprocessors
    Monchiero, Matteo
    Palermo, Gianluca
    Silvano, Cristina
    Villa, Oreste
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (10) : 1049 - 1062