共 50 条
- [21] Dynamically Reconfigurable On-Chip Communication Architectures for Multi Use-Case Chip Multiprocessor Applications PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 25 - 30
- [22] Evaluation and run-time optimization of on-chip communication structures in reconfigurable architectures FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 1111 - 1114
- [23] Enabling Reliable High Throughput On-Chip Wireless Communication for Many Core Architectures 2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 591 - 596
- [24] Full System Exploration of On-Chip Wireless Communication on Many-Core Architectures 2022 IEEE 13TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2022, : 200 - 203
- [25] Modeling on-chip communication INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2003, : 89 - 92
- [27] Simulation-based approach for evaluating On-Chip Interconnect architectures 2008 4TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2008, : 75 - 80
- [29] On-chip stochastic communication DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 790 - 795
- [30] Methodology for adapting on-chip interconnect architectures IET COMPUTERS AND DIGITAL TECHNIQUES, 2014, 8 (03): : 109 - 117