Copper-filled through wafer vias with very low inductance

被引：5

作者：

Jenkins, KA ^{[1
]}

Patel, CS ^{[1
]}

机构：

[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA

来源：

PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE | 2005年

关键词：

D O I：

10.1109/IITC.2005.1499957

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The inductance of through-wafer vias in a new via technology in silicon is reported. The technology uses copper filled vias with 70 mu m diameters. Measurements by network analyzer up to 40 GHz show that the vias have inductance of approximately 0.15 pH/mu m, the smallest reported value for vias in silicon.

引用

页码：144 / 146

页数：3

共 50 条

[41] IC compatible fabrication of through-wafer conductive vias
Gobet, J
Thiebaud, JP
Crevoisier, F
Moret, JM
MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY III, 1997, 3223 : 17 - 25
[42] The Effect of Coarse Particle Size on the Properties of Recycled Copper-Filled Epoxy Composites
Pargi, M. N. F.
Leng, Teh Pei
Husseinsyah, Salmah
Yeoh, C. K.
POLYMER-PLASTICS TECHNOLOGY AND ENGINEERING, 2015, 54 (03) : 265 - 269
[43] Theoretical study of soft-to-hard transition of copper-filled carbon nanotubes
Li, Xiongying
Li, Yunfang
Li, Hui
He, Yezeng
Dong, Jichen
COMPUTATIONAL MATERIALS SCIENCE, 2013, 69 : 22 - 28
[44] Optical properties of synthetic-opal films with a copper-filled pore sublattice
Salasyuk, A. S.
Shcherbakov, A. V.
Akimov, A. V.
Grudinkin, S. A.
Dukin, A. A.
Kaplan, S. F.
Pevtsov, A. B.
Golubev, V. G.
PHYSICS OF THE SOLID STATE, 2010, 52 (06) : 1170 - 1175
[45] Hybrid erosive jet micro-milling of sintered ceramic wafers with and without copper-filled through-holes
Kowsari, K.
Sookhaklari, M. R.
Nouraei, H.
Papini, M.
Spelt, J. K.
JOURNAL OF MATERIALS PROCESSING TECHNOLOGY, 2016, 230 : 198 - 210
[46] Diffusion resistance of low temperature chemical vapor deposition dielectrics for multiple through silicon vias on bumpless wafer-on-wafer technology
Fujitsu Laboratories Ltd., Atsugi, Kanagawa 243-0197, Japan
不详
不详
Jpn. J. Appl. Phys., 5 PART 2
[47] Diffusion Resistance of Low Temperature Chemical Vapor Deposition Dielectrics for Multiple Through Silicon Vias on Bumpless Wafer-on-Wafer Technology
Kitada, Hideki
Maeda, Nobuhide
Fujimoto, Koji
Mizushima, Yoriko
Nakata, Yoshihiro
Nakamura, Tomoji
Ohba, Takayuki
JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (05)
[48] ISCALAR MAGNETOSTATIC POTENTIAL APPROACH TO THE PREDICTION OF THE EXCESS INDUCTANCE OF GROUNDED VIAS AND VIAS THROUGH A HOLE IN A GROUND PLANE
KOK, PA
DEZUTTER, D
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1994, 42 (07) : 1229 - 1237
[49] Mechanical reliability of silicon wafers with through-wafer vias for wafer-level packaging
Polyakov, A
Bartek, M
Burghartz, JN
MICROELECTRONICS RELIABILITY, 2002, 42 (9-11) : 1783 - 1788
[50] PLATING OF COPPER INTO THROUGH-HOLES AND VIAS
YUNG, EK
ROMANKIW, LT
ALKIRE, RC
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1989, 136 (01) : 206 - 215

← 1 2 3 4 5 →