On-chip ESD protection design for integrated circuits: an overview for IC designers

被引：32

作者：

Wang, AZ ^{[1
]}

Feng, HG ^{[1
]}

Gong, K ^{[1
]}

Zhan, RY ^{[1
]}

Stine, J ^{[1
]}

机构：

[1] IIT, Dept Elect & Comp Engn, Integrated Elect Lab, Chicago, IL 60616 USA

来源：

MICROELECTRONICS JOURNAL | 2001年 / 32卷 / 09期

关键词：

electrostatic discharging; integrated circuits; ESD; HDM; MM; CDM;

D O I：

10.1016/S0026-2692(01)00060-X

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This tutorial paper reviews the state of knowledge of on-chip ESD (electrostatic discharging) protection circuit design for integrated circuits. The discussion covers critical issues in ESD protection design, i.e. ESD test models, ESD failure mechanisms, ESD protection structures, ESD device modeling, ESD simulation, ESD layout issues, and ESD-to-circuit interactions, etc. This review serves to provide practical IC designers with a thorough and heady reference in dealing with complex ESD protection design for integrated circuits. (C) 2001 Published by Elsevier Science Ltd.

引用

页码：733 / 747

页数：15

共 50 条

[41] A novel substrate-triggered ESD protection structure for a Bus Switch IC with on-chip substrate-pump
Tong, PCF
Xu, PP
Chen, WS
Hui, J
Liu, PZQ
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1190 - 1193
[42] Anomalous latchup failure induced by on-chip ESD protection circuit in a high-voltage CMOS IC product
Lin, IC
Huang, CY
Chao, CJ
Ker, MD
MICROELECTRONICS RELIABILITY, 2003, 43 (08) : 1295 - 1301
[43] Anomalous latchup failure induced by on-chip ESD protection circuit in a high-voltage CMOS IC product
Lin, IC
Huang, CY
Chao, CJ
Ker, MD
Chuan, SY
Leu, LY
Chiu, FC
Tseng, JC
PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2002, : 75 - 79
[44] Optimization on Layout Style of Diode Stackup for On-Chip ESD Protection
Lin, Chun-Yu
Fan, Mei-Lian
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (02) : 775 - 777
[45] ESD Optimization with On-chip and On-board Co-design ESD Protection Strategy for Mixed Signal System in Package
Huang Xiaozong
Liu Zhiwei
Liu Fan
Cheng Hui
Liou, J. J.
7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
[46] SCR Device for On-Chip ESD Protection in RF Power Amplifier
Lin, Chun-Yu
Ker, Ming-Dou
2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
[47] Transmission line pulsing tester for on-chip ESD protection testing
Piatek, Z.
Pleskacz, W. A.
Kolodziejski, J. F.
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 595 - +
[48] Optimization of on-chip ESD protection structures for minimal parasitic capacitance
Gao, XF
Liou, JJ
Bernier, J
Croft, G
Wong, W
Vishwanathan, S
MICROELECTRONICS RELIABILITY, 2003, 43 (05) : 725 - 733
[49] SCR Device with High Holding Current for On-chip ESD Protection
Zhang, Peng
Wang, Yuan
Jia, Song
Zhang, Xing
2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
[50] ESD protection techniques for high frequency integrated circuits
Croft, G
Bernier, J
MICROELECTRONICS RELIABILITY, 1998, 38 (11) : 1681 - 1689

← 1 2 3 4 5 →