Efficient CRT-based residue-to-binary converter for the arbitrary moduli set

被引:3
|
作者
Chen JianWen [1 ]
Yao RuoHe [1 ]
机构
[1] S China Univ Technol, Sch Elect & Informat Engn, Guangzhou 510640, Guangdong, Peoples R China
基金
中国国家自然科学基金;
关键词
RNS; Chinese Remainder Theorem; difference correction; modular arithmetic; residue-to-binary; arbitrary moduli set; NUMBER SYSTEM; RNS CONVERTER; ALGORITHM; DIVISION; 2(N)+1;
D O I
10.1007/s11432-010-4133-3
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The conversion from residue to weighted binary representation plays an important role in the residue number system. Based on Chinese Remainder Theorem, a new residue-to-binary converter using arbitrary moduli set is proposed. The new converter uses the difference-correction algorithm for the conversion output and eliminates the modulo M operation, where M is the dynamic range of the residue number system. The sizes of the multipliers and modular multipliers in the new converter are small, thereby reducing the area and delay of the proposed converter. Simulation and synthesis results indicate that the new converter is more area-time efficient than the published converters based on Chinese Remainder Theorem.
引用
收藏
页码:70 / 78
页数:9
相关论文
共 50 条
  • [1] Efficient CRT-based residue-to-binary converter for the arbitrary moduli set
    JianWen Chen
    RuoHe Yao
    Science China Information Sciences, 2011, 54 : 70 - 78
  • [2] Efficient CRT-based residue-to-binary converter for the arbitrary moduli set
    CHEN JianWen & YAO RuoHe School of Electronic and Information Engineering
    ScienceChina(InformationSciences), 2011, 54 (01) : 70 - 78
  • [3] A residue-to-binary converter for a new five-moduli set
    Cao, Bin
    Chang, Chip-Hong
    Srikanthan, Thambipillai
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (05) : 1041 - 1049
  • [4] Improving the Delay of Residue-to-Binary Converter for a Four-Moduli Set
    Molahosseini, Amir Sabbagh
    ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2011, 11 (02) : 37 - 42
  • [5] New CRT-Based RNS converter using restricted moduli set
    Conway, R
    Nelson, J
    IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (05) : 572 - 578
  • [6] Residue-to-binary decoder for an enhanced moduli set
    Hiasat, A
    Sweidan, A
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2004, 151 (02): : 127 - 130
  • [7] A Residue-to-Binary Converter with an Adjustable Structure for an Extended RNS Three-Moduli Set
    Hiasat, Ahmad
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (08)
  • [8] An area-time-efficient residue-to-binary converter
    Wang, W
    Swamy, MNS
    Ahmad, MO
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 904 - 907
  • [9] An Efficient FPGA Design of Residue-to-Binary Converter for the Moduli Set {2n+1, 2n-1}
    Gbolagade, Kazeem Alagbe
    Voicu, George Razvan
    Cotofana, Sorin Dan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (08) : 1500 - 1503
  • [10] Parallel residue-to-binary converter
    Wang, Wei
    Swamy, M.N.S.
    Ahmad, M.O.
    Wang, Yuke
    ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings, 1999, 3 : 1541 - 1544