Efficient CRT-based residue-to-binary converter for the arbitrary moduli set

被引：3
|
作者：
Chen JianWen [1 ]
Yao RuoHe [1 ]
机构：
[1] S China Univ Technol, Sch Elect & Informat Engn, Guangzhou 510640, Guangdong, Peoples R China
来源：
SCIENCE CHINA-INFORMATION SCIENCES | 2011年 / 54卷 / 01期
基金：
中国国家自然科学基金;
关键词：
RNS; Chinese Remainder Theorem; difference correction; modular arithmetic; residue-to-binary; arbitrary moduli set; NUMBER SYSTEM; RNS CONVERTER; ALGORITHM; DIVISION; 2(N)+1;
D O I：
10.1007/s11432-010-4133-3
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
The conversion from residue to weighted binary representation plays an important role in the residue number system. Based on Chinese Remainder Theorem, a new residue-to-binary converter using arbitrary moduli set is proposed. The new converter uses the difference-correction algorithm for the conversion output and eliminates the modulo M operation, where M is the dynamic range of the residue number system. The sizes of the multipliers and modular multipliers in the new converter are small, thereby reducing the area and delay of the proposed converter. Simulation and synthesis results indicate that the new converter is more area-time efficient than the published converters based on Chinese Remainder Theorem.
引用
收藏
页码：70 / 78
页数：9
相关论文
共 50 条
  • [21] Accelerating Residue-to-Binary Conversion of Very High Cardinality Moduli Set for Fully Homomorphic Encryption
    Truong Phu Truan Ho
    Chang, Chip-Hong
    2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 9 - 12
  • [22] A study of the residue-to-binary converters for the three-moduli sets
    Wang, W
    Swamy, MNS
    Ahmad, MO
    Wang, Y
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2003, 50 (02) : 235 - 243
  • [23] New modulo decomposed residue-to-binary algorithm for general moduli sets
    Bi, SQ
    Wang, W
    Al-Khalili, A
    2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 141 - 144
  • [24] Area-Time-Power Efficient VLSI Design for Residue-to-Binary Converter based on Moduli Set (2n,2n+1-1,2n-1)
    Lin, Su-Hon
    Sheu, Ming-Hwa
    Wang, Chao-Hsiang
    Kuo, Yuan-Ching
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 168 - +
  • [25] Residue-to-binary arithmetic converter for the moduli set (2k, 2k-1, 2k-1-1)
    Hiasat, AA
    Abdel-Aty-Zohdy, HS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (02): : 204 - 209
  • [26] Residue-to-binary conversion for general moduli sets based on approximate Chinese remainder theorem
    Chervyakov, N. I.
    Molahosseini, A. S.
    Lyakhov, P. A.
    Babenko, M. G.
    Deryabin, M. A.
    INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 2017, 94 (09) : 1833 - 1849
  • [27] A Novel FPGA Design of Modified Residue to Binary Converter for three moduli set
    Senthilkumar, T.
    Prakash, G.
    2013 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN VLSI, EMBEDDED SYSTEM, NANO ELECTRONICS AND TELECOMMUNICATION SYSTEM (ICEVENT 2013), 2013,
  • [28] FAST MEMORYLESS, OVER 64 BITS, RESIDUE-TO-BINARY CONVERTER
    BERNARDSON, P
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1985, 32 (03): : 298 - 300
  • [29] Residue-to-Binary Converter for the New RNS Moduli Set {22n-2, 2n-1, 2'1+1}
    Vassalos, Evangelos
    Bakalis, Dimitris
    2019 PANHELLENIC CONFERENCE ON ELECTRONICS AND TELECOMMUNICATIONS (PACET2019), 2019, : 22 - 25
  • [30] A parallel residue-to-binary converter for the moduli set {2m-1,220m+1,221m+1, ..., 22km+1}
    Wang, W
    Swamy, MNS
    Ahmad, MO
    Wang, YK
    VLSI DESIGN, 2002, 14 (02) : 183 - 191
12345