共 50 条
- [42] AN EFFICIENT RESIDUE TO BINARY CONVERTER DESIGN IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (09): : 1156 - 1158
- [44] Adder based residue to binary converters for a new balanced 4-moduli set ISPA 2003: PROCEEDINGS OF THE 3RD INTERNATIONAL SYMPOSIUM ON IMAGE AND SIGNAL PROCESSING AND ANALYSIS, PTS 1 AND 2, 2003, : 820 - 825
- [47] A NEW EFFICIENT MEMORYLESS RESIDUE TO BINARY CONVERTER IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (11): : 1441 - 1444
- [48] AN EFFICIENT RESIDUE TO BINARY CONVERTER DESIGN - COMMENT IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (06): : 849 - 850
- [50] AN RNS TO BINARY CONVERTER IN A 3 MODULI SET WITH COMMON FACTORS IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (04): : 298 - 301