Top-down logic design with pass-transistor cells and efficient synthesiser

被引:1
|
作者
Hsiao, SF [1 ]
Yeh, JS [1 ]
机构
[1] Natl Sun Yat Sen Univ, Inst Comp & Informat Engn, Kaohsiung 80424, Taiwan
关键词
D O I
10.1049/el:19980880
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A pass-transistor based cell library containing only two types of cells is designed and a corresponding logic/circuit synthesiser developed for logic mapping of any combinational circuit. The proposed design has better performance than the recently proposed lean integration with pass transistors (LEAP) cell library. Furthermore, the modified LEAP cell library can be easily migrated to a new process technology due to the smaller number of cells.
引用
收藏
页码:1180 / 1182
页数:3
相关论文
共 50 条
  • [31] Top-down eLearning tools for hardware logic design
    Fujii, N
    Yukita, S
    Koike, N
    Kunii, TL
    2003 INTERNATIONAL CONFERENCE ON CYBERWORLDS, PROCEEDINGS, 2003, : 410 - 417
  • [32] Design of low power digital VLSI circuits based on a novel Pass-transistor Logic
    Song, MK
    Asada, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (11) : 1740 - 1749
  • [33] Low power adiabatic multiplier with complementary pass-transistor logic
    Hu, JP
    Xu, TF
    Lin, P
    Xia, YS
    2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1065 - 1069
  • [34] Low power energy recovery complementary pass-transistor logic
    Chang, Robert C.
    Hung, Po-Chung
    Lin, Hsin-Lei
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2006, 15 (04) : 491 - 504
  • [35] High signal swing pass-transistor logic using Surrounding Gate Transistor
    Endoh, Tetuo
    Funaki, Toshihiko
    Sakuraba, Hiroshi
    Masuoka, Fujio
    International Conference on Simulation of Semiconductor Processes and Devices, SISPAD, 2000, : 273 - 275
  • [36] A high signal swing pass-transistor logic using surrounding gate transistor
    Endoh, T
    Funaki, T
    Sakuraba, H
    Masuoka, F
    2000 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2000, : 273 - 275
  • [37] 4-2 COMPRESSOR WITH COMPLEMENTARY PASS-TRANSISTOR LOGIC
    KANIE, Y
    KUBOTA, Y
    TOYOYAMA, S
    IWASE, Y
    TSUCHIMOTO, S
    IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (04) : 647 - 649
  • [38] A sub-1 V bootstrap pass-transistor logic
    Fujii, K
    Douseki, T
    IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (04) : 604 - 611
  • [39] Differential and pass-transistor CMOS logic for high performance systems
    Oklobdzija, VG
    MICROELECTRONICS JOURNAL, 1998, 29 (10) : 679 - 688
  • [40] Design of FinFET-based Energy Efficient Pass-Transistor Adiabatic Logic for ultra-low power applications
    Bhuvana, B. P.
    Bhaaskaran, V. S. Kanchana
    MICROELECTRONICS JOURNAL, 2019, 92