Scalable montgomery multiplier for finite fields GF(p) and GF(2m)

被引：3

作者：

Kim, Tae Ho ^{[1
]}

Kim, Sang Chul ^{[2
]}

Kim, Chang Hoon ^{[3
]}

Hong, Chun Pyo ^{[2
]}

机构：

[1] Korea Adv Inst Sci & Technol, Mobile Media Platform Ctr, N-24 Bldg 373-1 Guseong Dong, Taejon 305701, South Korea

[2] Daegu Univ, Dept Comp & Commun Engn, Taegu 712714, South Korea

[3] Daegu Univ, Dept Comp & Informat Technol Engn, Taegu 712714, South Korea

来源：

DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS | 2008年

关键词：

D O I：

10.1109/DELTA.2008.102

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a scalable dual-field Montgomery multiplier based on a new multi-precision carry save adder (MP-CSA), which operates in both types of finite fields GF(p) and GF(2(m)). We also design a word-level adder for cryptographic applications by reusing the proposed multiplier circuit. The proposed Montgomery multiplier has roughly the same timing complexity and the advantage of reduced chip area requirements compared with the previous result.

引用

页码：458 / +

页数：2

共 50 条

[21] An efficient digit-serial systolic multiplier for finite fields GF(2m)
Kim, CH
Han, SD
Hong, CP
14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 361 - 365
[22] Novel Radix Finite Field Multiplier for GF(2m)
M.C. Mekhallalati
A.S. Ashur
M.K. Ibrahim
Journal of VLSI signal processing systems for signal, image and video technology, 1997, 15 : 233 - 245
[23] Programmable Montgomery modular multiplier for trinomial reduction polynomials in GF(2m)
Satzoda, Ravi Kumar
Quang, Huy Nguyen
Chang, Chip-Hong
2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 224 - 227
[24] A New digit-serial systolic multiplier for finite fields GF(2m)
Kim, KW
Lee, KJ
Yoo, KY
2001 INTERNATIONAL CONFERENCES ON INFO-TECH AND INFO-NET PROCEEDINGS, CONFERENCE A-G: INFO-TECH & INFO-NET: A KEY TO BETTER LIFE, 2001, : E128 - E133
[25] Efficient digit-serial systolic multiplier for finite fields GF(2m)
Kim, KW
Lee, KJ
Yoo, KY
COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2001, : 205 - 208
[26] Novel radix finite field multiplier for GF(2m)
Univ of Nottingham, Nottingham, United Kingdom
J VLSI Signal Process, 3 (233-245):
[27] SCALABLE AND SYSTOLIC DUAL BASIS MULTIPLIER OVER GF(2m)
Chen, Liang-Hwa
Chang, Po-Lun
Lee, Chiou-Yng
Yang, Ying-Kuei
INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2011, 7 (03): : 1193 - 1208
[28] A novel scalable dual basis GF(2m) multiplier architecture
Chen L.-H.
Chang Y.-C.
Lee C.-Y.
Chang P.-L.
Journal of Computers (Taiwan), 2017, 28 (01) : 87 - 103
[29] A Versatile Reconfigurable Bit-Serial Multiplier Architecture in Finite Fields GF(2m)
Nikooghadam, Morteza
Malekian, Ehsan
Zakerolhosseini, Ali
ADVANCES IN COMPUTER SCIENCE AND ENGINEERING, 2008, 6 : 227 - 234
[30] FAST VLSI MULTIPLIER FOR GF(2M ).
Scott, P.Andrew
Tavares, Stafford E.
Peppard, Lloyd E.
IEEE Journal on Selected Areas in Communications, 1984, SAC-4 (01) : 62 - 66

← 1 2 3 4 5 →