FAST VLSI MULTIPLIER FOR GF(2M ).

被引：0

作者：

Scott, P.Andrew ^{[1
]}

Tavares, Stafford E. ^{[1
]}

Peppard, Lloyd E. ^{[1
]}

机构：

[1] Queen's Univ, Kingston, Ont, Can, Queen's Univ, Kingston, Ont, Can

来源：

IEEE Journal on Selected Areas in Communications | 1984年 / SAC-4卷 / 01期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：62 / 66

共 50 条

[1] A FAST VLSI MULTIPLIER FOR GF(2M)
SCOTT, PA
TAVARES, SE
PEPPARD, LE
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1986, 4 (01) : 62 - 66
[2] A VLSI ARCHITECTURE FOR FAST INVERSION IN GF(2M)
FENG, GL
IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (10) : 1383 - 1386
[3] Montgomery multiplier and squarer in GF(2m)
Wu, HP
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS-CHES 2000, PROCEEDINGS, 2001, 1965 : 264 - 276
[4] CELLULAR-ARRAY MULTIPLIER FOR GF(2M)
LAWS, BA
RUSHFORTH, CK
IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (12) : 1573 - +
[5] Area efficient systolic Multiplier for GF(2m)
Kim, HS
Kim, YK
Yoo, KY
PDPTA'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, 2001, : 687 - 691
[6] Efficient systolic modular multiplier/squarer for fast exponentiation over GF(2m)
Choi, Se-Hyu
Lee, Keon-Jik
IEICE ELECTRONICS EXPRESS, 2015, 12 (11):
[7] A fast digit-serial systolic multiplier for finite field GF(2m)
Kim, Chang Hoon
Kwon, Soonhak
Hong, Chun Pyo
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1268 - 1271
[8] Scalable montgomery multiplier for finite fields GF(p) and GF(2m)
Kim, Tae Ho
Kim, Sang Chul
Kim, Chang Hoon
Hong, Chun Pyo
DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 458 - +
[9] Design of GF(2m) multiplier using its subfields
Cho, YS
Park, SK
ELECTRONICS LETTERS, 1998, 34 (07) : 650 - 651
[10] Dual basis digit serial GF(2m) multiplier
Ibrahim, MK
Aggoun, A
INTERNATIONAL JOURNAL OF ELECTRONICS, 2002, 89 (07) : 517 - 523

← 1 2 3 4 5 →