共 50 条
- [42] Design and Implementation of a Polynomial Basis Multiplier Architecture Over GF(2m) JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 75 (03): : 203 - 208
- [43] Reduced complexity polynomial multiplier architecture for finite fields GF(2m) IEICE ELECTRONICS EXPRESS, 2017, 14 (17):
- [44] Compact Bit-Parallel Systolic Multiplier Over GF(2m) IEEE CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2021, 44 (02): : 199 - 205
- [45] Area efficient exponentiation using modular multiplier/squarer in GF(2m) COMPUTING AND COMBINATORICS, 2001, 2108 : 262 - 267
- [46] Concurrent error detection in a polynomial basis multiplier over GF(2m) JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2006, 22 (02): : 143 - 150
- [47] A new construction of the irreducible polynomial for parallel multiplier over GF(2m) 33RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2003, : 24 - 29
- [48] A new construction of the irreducible polynomial for parallel multiplier over GF(2m) Hwang, J.-H. (jhhwang@sports.re.kr), 1600, IEEE Computer Soc. Techn. Comm. on Multiple-Valued Logic; Japanese Research Group on Multiple-Valued Logic; Meiji University (Institute of Electrical and Electronics Engineers Computer Society):
- [49] An efficient polynomial multiplier in GF(2m) and its application to ECC designs 2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 1253 - 1258
- [50] Digit-serial systolic multiplier for finite fields GF(2m) IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (02): : 143 - 148