A systematic error model of high-resolution pipelined analog-to-digital converters

被引：0
|
作者：
Chen, Tingqian [1 ]
Yao, Bingkun [1 ]
Xu, Jun [1 ]
Ren, Junyan [1 ]
机构：
[1] Fudan Univ, Dept Microelect, ASIC & Syst State Key Lab, Shanghai 200433, Peoples R China
来源：
IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II | 2006年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This work presents a systematic error model of high-resolution pipelined analog-to-digital converters (ADCs) implemented in MATLAB. Many errors limit linearity or noise performance of high-resolution ADCs, such as sampling distortion, slew-rate (SR) limiting, closed-loop gain variation of amplifiers, capacitor mismatch, clock jitter and thermal noise. All errors mentioned above are analyzed and modeled in a set of explicit mathematic expressions. Simulation results based on this model are compared with measured results of a 10-bit prototype ADC.
引用
收藏
页码：158 / +
页数：2
相关论文
共 50 条
  • [31] Analog-to-digital converters
    Le, B
    Rondeau, TW
    Reed, JH
    Bostian, CW
    IEEE SIGNAL PROCESSING MAGAZINE, 2005, 22 (06) : 69 - 77
  • [32] Testing of High-Resolution Analog-to-Digital Converters Using Segmentation and Optimized Low-Precision DAC
    Huang, Cheng
    Li, Youhui
    Zhang, Yadan
    Wang, Nan
    MEASUREMENT TECHNOLOGY AND ENGINEERING RESEARCHES IN INDUSTRY, PTS 1-3, 2013, 333-335 : 1669 - 1672
  • [33] High-speed, high-resolution analog-to-digital converter with prediction
    Volkov I.V.
    Rumyantsev S.V.
    Fokin Yu.M.
    Russian Microelectronics, 2011, 40 (5) : 343 - 351
  • [34] Least mean square adaptive digital background calibration of pipelined analog-to-digital converters
    Chiu, Y
    Tsang, CW
    Nikolic, B
    Gray, PR
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (01): : 38 - 46
  • [35] A HIGH-RESOLUTION ANALOG-TO-DIGITAL CONVERTER FOR THE TRS-80
    CAMERON, J
    BYTE, 1983, 8 (02): : 378 - &
  • [36] A High Speed Counter for Analog-to-Digital Converters
    Thota, Prudhvi Raj
    Mal, Ashis Kumar
    2016 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING AND COMMUNICATIONS (MICROCOM), 2016,
  • [37] A distortion model for pipeline Analog-to-Digital converters
    Centurelli, Francesco
    Monsurro, Pietro
    Trifiletti, Alessandro
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3387 - 3390
  • [38] ERROR SOURCES AND PERFORMANCE TESTS FOR AUDIO ANALOG-TO-DIGITAL AND DIGITAL-TO-ANALOG CONVERTERS
    VANDEPLASSCHE, R
    JOURNAL OF THE AUDIO ENGINEERING SOCIETY, 1985, 33 (7-8): : 584 - 584
  • [39] A PREPROCESSING ARCHITECTURE FOR RESOLUTION ENHANCEMENT IN HIGH-SPEED ANALOG-TO-DIGITAL CONVERTERS
    PACE, PE
    RAMAMOORTHY, PA
    STYER, D
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (06): : 373 - 379
  • [40] Power Dissipation Limits of CBSC-Based Pipelined Analog-to-Digital Converters
    Zamani, Majid
    Eder, Clemens
    Demosthenous, Andreas
    2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 352 - 357
12345