Fundamental study on the error factor for sub 90 nm OPC modeling

被引:0
|
作者
Lee, Hyesung [1 ]
Lee, Sang-Uk [1 ]
Kim, Jeahee [1 ]
Kim, Keeho [1 ]
机构
[1] Gamgok Myeon, Sanwoo Ri, DongbuHitek, Eumseong Gun 369852, Chungbuk, South Korea
来源
关键词
model-based OPC; modeling error factor; accuracy; OPC runtime; optical modeling; resist modeling;
D O I
10.1117/12.746821
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In low-k1 imaging lithography process it is difficult to make the accurate OPC model not only because of factors caused by unstable process such as large CD (Critical Dimension) variation, large MEEF (Mask Error Enhancement Factor) and very poor process window but also because of potential error factors induced during OPC model fitting. In order to minimize those issues it is important to reduce the errors during OPC modeling. In this study, we have investigated the most influencing error factors in OPC modeling. At first, through comparing influence of optical parameters and illumination systems on OPC runtime and model accuracy, we observe main error factor. Secondly, in the case of resist modeling, OPC runtime and model accuracy were also analyzed by various model forms.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] OPC model error study through mask and SEM measurement error
    Top, Mame Kouna
    Fuard, David
    Farys, Vincent
    Schiavone, Patrick
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXIV, 2010, 7638
  • [22] Study of machine to machine overlay error for sub-60-nm memory devices
    Shin, Jangho
    Lee, Sihyeung
    Yeo, Jeongho
    Kim, Hochul
    Lee, Junghyeon
    Han, Woosung
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2008, 26 (06): : 2337 - 2340
  • [23] Considerations of model based OPC verification for sub-70nm memory device
    Kim, Cheol-Kyun
    Choi, Jae-Seung
    Nam, Byung-Ho
    Yim, DongGyu
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV, 2006, 6156
  • [24] New OPC methods to increase process margin for sub-70nm devices
    Hong, JS
    Kim, DH
    Kim, SW
    Yoo, MH
    Kong, JT
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING III, 2005, 5756 : 302 - 312
  • [25] OPC accuracy and process window verification methodology for sub-100nm node
    Yang, HJ
    Park, C
    Hong, JY
    Jeong, GM
    Cho, BH
    Choi, JS
    Kang, CS
    Yang, KH
    Kang, ES
    Ji, SH
    Yim, D
    Song, YW
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2, 2004, 5375 : 437 - 443
  • [26] The emergence of assist feature OPC era in sub-130nm DRAM devices
    Kim, B
    Kim, I
    Yeo, G
    Lee, J
    Choi, J
    Cho, HK
    Moon, J
    20TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, 2000, 4186 : 452 - 459
  • [27] The PIXBAR OPC for Contact-Hole Pattern in sub-70-nm Generation
    Chen, KunYuan
    Liao, ChunCheng
    Chen, ShuHao
    Wey, Todd
    Cheng, Phoeby
    Chou, Pinjan
    Schacht, Jochen
    Chou, Dyiann
    Jayaram, Srividya
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION III, 2009, 7275
  • [28] Soft Error Sensitivities in 90 nm Bulk CMOS SRAMs
    Lawrence, Reed K.
    Ross, Jason F.
    Haddad, Nadim F.
    Reed, Robert A.
    Albrecht, David R.
    2009 IEEE RADIATION EFFECTS DATA WORKSHOP, WORKSHOP RECORD, 2009, : 123 - +
  • [29] Sub-90nm technologies - Challenges and opportunities for CAD
    Karnik, T
    Borkar, S
    De, V
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 203 - 206
  • [30] Stress management in sub-90-nm transistor architecture
    Arghavani, R
    Yuan, Z
    Ingle, N
    Jung, KB
    Seamons, M
    Venkataraman, S
    Banthia, V
    Lija, K
    Leon, P
    Karunasiri, G
    Yoon, S
    Mascarenhas, A
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (10) : 1740 - 1743