High Throughput Four-Parallel RS Decoder Architecture for 60GHz mmWAVE WPAN Systems

被引：0

作者：

Choi, Chang-Seok ^{[1
]}

Lee, Hanho ^{[1
]}

机构：

[1] Inha Univ, Inchon, South Korea

来源：

2010 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS ICCE | 2010年

关键词：

OPTICAL COMMUNICATIONS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a high-throughput low-complexity four-parallel Reed-Solomon (RS) decoder for mmWAVE WPAN systems. Four-parallel processing is used to achieve 6-Gbps data throughput and low hardware complexity. The proposed four-parallel RS decoder has been implemented 90nm CMOS technology optimized for a 1.2V supply voltage. The implementation result shows that the proposed RS decoder can operates at a clock frequency of 400MHz and has a data throughput 12.8-Gbps. The proposed four-parallel RS decoder architecture has high data processing rate and low hardware complexity, and also can be adapted in the FEC devices for mmWave WPAN systems with a data rate of 6-Gbps and beyond

引用

页数：2

共 31 条

[21] A High Performance Four-Parallel 128/64-point Radix-24 FFT/IFFT Processor for MIMO-OFDM Systems
Liu, Hang
Lee, Hanho
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 834 - 837
[22] Exploiting Unique Polarisation Characteristics at 60 GHz for Fast Beamforming High Throughput MIMO WLAN Systems
Berraki, Djamal E.
Armour, Simon M. D.
Nix, Andrew R.
2013 IEEE 24TH INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR, AND MOBILE RADIO COMMUNICATIONS (PIMRC), 2013, : 233 - 237
[23] High sensitivity detector with robust PVT performance for 60GHz BiST phased array systems in 90nm CMOS
Cohen, Emanuel
Israel, Amichay
Degani, Ofir
Ritter, Dan
2012 IEEE 12TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2012, : 211 - 214
[24] High-Throughput and Low-Latency 60GHz small-cell network architectures over Radio-over-Fiber technologies
Pleros, N.
Kalfas, G.
Mitsolidou, C.
Vagionas, C.
Tsiokos, D.
Miliou, A.
BROADBAND ACCESS COMMUNICATION TECHNOLOGIES XI, 2017, 10128
[25] High-Throughput VLSI Architecture for LDPC Decoder Based on Low-Latency Decoding Technique for Wireless Communication Systems
Suravi, Kumari
Shrestha, Rahul
2022 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2022), 2022, : 206 - 211
[26] Path loss modelling of mmwave outdoor propagation for 5G mobile systems at 28, 38, 60, and 73 GHz in four Nigerian cities
Afape, Johnson O.
Willoughby, Alexander A.
Sanyaolu, Modupe E.
Obiyemi, Obiseye O.
Moloi, Katleho
Dairo, Oluropo F.
DISCOVER APPLIED SCIENCES, 2024, 6 (10)
[27] Synchronized Signaling Delivery for Very High Throughput 60GHz In-Building Optical Wireless Network Based on Digital Frequency Division Multiplexing and Digital Nyquist Shaping
Cao, Z.
Li, F.
Gamage, P. A.
Okonkwo, C. M.
van den Boom, H. P. A.
Chen, M.
Zou, S.
Yang, B.
Tangdiongga, E.
Chen, L.
Koonen, A. M. J.
2012 38TH EUROPEAN CONFERENCE AND EXHIBITION ON OPTICAL COMMUNICATIONS (ECOC), 2012,
[28] A low-power, low-noise and high linearity 60 GHz wideband CMOS low-noise amplifier for wireless personal area network (WPAN) systems
Lin, Yo-Sheng
Wang, Chien-Chin
Lee, Jen-How
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 80 (01) : 39 - 47
[29] A low-power, low-noise and high linearity 60 GHz wideband CMOS low-noise amplifier for wireless personal area network (WPAN) systems
Yo-Sheng Lin
Chien-Chin Wang
Jen-How Lee
Analog Integrated Circuits and Signal Processing, 2014, 80 : 39 - 47
[30] High-Throughput Deblocking Filter Architecture Using Quad Parallel Edge Filter for H.264 Video Coding Systems
Rajabai, Prayline C.
Sivanantham, S.
IEEE ACCESS, 2019, 7 : 99642 - 99650

← 1 2 3 4 →