Comparison of Level Shifter Architectures: Application to I/O cell

被引：0

作者：

Petrica, Radu-Valentin ^{[1
,2
]}

Dobre, Mihaela-Daniela ^{[1
,2
]}

Coll, Philippe ^{[1
]}

Draghici, Florin ^{[2
]}

Brezeanu, Gheorghe ^{[2
]}

机构：

[1] Microchip Technol Inc, Chandler, AZ USA

[2] Univ Politehn, Bucharest, Romania

来源：

CAS 2018 PROCEEDINGS: 2018 INTERNATIONAL SEMICONDUCTOR CONFERENCE | 2018年

关键词：

native devices; level shifter; I/O strucutre; low voltage;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Novel low-voltage and high-speed level shifter topologies will be presented. The level shifters circuits were designed in 40 nm technology using 1.2V devices and zero-VT transistors. These techniques will provide functionality near the threshold region. The simulated results were compared with a reference architecture. The resulted level shifters will be integrated in an already tested I/O structure. The results were analyzed in terms of electrical performance and silicon area.

引用

页码：209 / 212

页数：4

共 50 条

[31] Guide to intrinsically-safe solutions for distributed I/O architectures
Kretschmann, R
I&CS-INSTRUMENTATION & CONTROL SYSTEMS, 1998, 71 (12): : 28 - 32
[32] Using file system counters in modelling parallel I/O architectures
El Sayed, Salem
Bolten, Matthias
Pleiter, Dirk
OPERATING SYSTEMS REVIEW, 2016, 50 (02) : 37 - 46
[33] VLSI photonic smart pixel array for I/O system architectures
Travers, CM
Hessenbruch, JM
Kim, J
Stone, RV
Guilfoyle, PS
Kiamilev, FE
OPTOELECTRONIC INTERCONNECTS V, 1998, 3288 : 258 - 261
[34] Current issues in high performance computing I/O architectures and systems
Steve C. Chiu
The Journal of Supercomputing, 2008, 46 : 105 - 107
[35] Current issues in high performance computing I/O architectures and systems
Chiu, Steve C.
JOURNAL OF SUPERCOMPUTING, 2008, 46 (02): : 105 - 107
[36] VLSI photonic smart pixel array for I/O system architectures
Department of Electrical Engineering, Univ. of North Carolina at Charlotte, 9201 University Blvd., Charlotte, NC 28223, United States
Proc SPIE Int Soc Opt Eng, 1600, (258-261):
[37] Energy efficiency and I/O performance of low-power architectures
Pavan, Pablo J.
Lorenzoni, Ricardo K.
Machado, Vinicius R.
Bez, Jean L.
Padoin, Edson L.
Boito, Francieli Z.
Navaux, Philippe O. A.
Mehaut, Jean-Francois
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (18):
[38] Design of Level Shifter and Output Driver in HV Transmitter IC for Ultrasound Medical Imaging Application
Bharathi, S.
Vijay, M.
2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
[39] Comparison and sizing of different hybrid powertrain architectures for river ship application
Derollepot, Romain
Vinot, Emmanuel
2016 IEEE VEHICLE POWER AND PROPULSION CONFERENCE (VPPC), 2016,
[40] A quantitative comparison of reconfigurable, tiled, and conventional architectures on bit-level computation
Wentzlaff, D
Agarwal, A
12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 289 - 290

← 1 2 3 4 5 →