Development of a Through-Silicon Via (TSV) Process Module for Multi-Project Wafer SiGe BiCMOS and Silicon Interposer

被引:5
|
作者
Wietstruck, M. [1 ]
Marschmeyer, S. [1 ]
Kulse, P. [1 ]
Voss, T. [1 ]
Lisker, M. [1 ]
Krueger, A. [1 ]
Wolansky, D. [1 ]
Fraschke, M. [1 ]
Kaynak, M. [1 ,2 ]
机构
[1] IHP, Technol Pk 25, D-15236 Frankfurt, Oder, Germany
[2] Sabanci Univ, Elect Engn, TR-34956 Tuzla, Turkey
关键词
Through-Silicon Via; BiCMOS; Interposer; 3D-Integration; Packaging;
D O I
10.1109/ECTC.2018.00341
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, the development of a Through-Silicon Via process module for multi-project wafer SiGe BiCMOS and silicon interposer is demonstrated. The TSV technology based on a via-middle approach is optimized to provide TSV process and design flexibility which is required for a multi-project wafer service. Different passive and active TSV-based components like a low-noise amplifier, RF interposer transmission lines and substrate-integrated waveguides are fabricated. The TSV process module enables a wide range of promising new applications by adding additional functionalities to conventional BiCMOS and interposer substrate technologies.
引用
收藏
页码:2267 / 2274
页数:8
相关论文
共 50 条
  • [21] Equivalent Thermal Conductivity Modeling of Through-Silicon Via (TSV) Structures
    Ge, Changli
    Tang, Min
    Mao, Junfa
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), 2018, : 164 - 165
  • [22] A high-pass filter based on through-silicon via (TSV)
    Wang, Fengjuan
    Huang, Jia
    Yu, Ningmei
    IEICE ELECTRONICS EXPRESS, 2019, 16 (10) : 1 - 3
  • [23] Reliability study of through-silicon via (TSV) copper filled interconnects
    Kamto, A.
    Liu, Y.
    Schaper, L.
    Burkett, S. L.
    THIN SOLID FILMS, 2009, 518 (05) : 1614 - 1619
  • [24] A Short Review of Through-Silicon via (TSV) Interconnects: Metrology and Analysis
    Wang, Jintao
    Duan, Fangcheng
    Lv, Ziwen
    Chen, Si
    Yang, Xiaofeng
    Chen, Hongtao
    Liu, Jiahao
    APPLIED SCIENCES-BASEL, 2023, 13 (14):
  • [25] Low losses in an active silicon photonic multi-project wafer runs
    Carpenter, Lewis G.
    Begovic, Amir
    Timalsina, Yukta
    Antohe, Alin
    Dikshita, Amit
    Baiocco, Christopher
    Leake, Gerald L.
    Fahrenkopf, Nicholas M.
    Harame, David L.
    SILICON PHOTONICS XVII, 2022, 12006
  • [26] Fabrication and Characterization of Annular Copper Through-Silicon via for Passive Interposer Applications
    Guan, Yong
    Ma, Shenglin
    Zeng, Qinghua
    Chen, Jing
    Jin, Yufeng
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2018, 31 (02) : 270 - 276
  • [27] Post TSV Etch Cleaning Process Development using SAPS Megasonic Technology 3D/TSV/ Interposer: Through Silicon Via and Packaging
    Chen, Fuping
    Zhang, Xiaoyan
    Wang, Xi
    Tao, Xuecheng
    Yang, Shu
    Wang, David H.
    Vartanian, Victor
    Sapp, Brian
    2015 26TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2015, : 201 - 203
  • [28] Performance Comparison and Analysis by Electrical Measurement for Through-silicon vias (TSV) in Wafer Level Package
    Hsieh, Yu-Chang
    Chen, Chung-Hao
    Lee, Pao-Nan
    Wang, Chen-Chao
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [29] Electrothermal Characteristics of Carbon-Based Through-Silicon Via (TSV) Channel
    Li, Na
    Mao, Junfa
    Zhao, Wen-Sheng
    Yin, Wen-Yan
    2015 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2015, : 9 - 11
  • [30] Distribution Optimization of Through-Silicon Via (TSV) Array Based on Genetic Algorithm
    Ju, Jia-Yi
    Qiang Liu, Qi
    Zhang, Peng
    Wang, Jing
    Zhao, Peng
    Lin, Xuan
    Yao, Chen-Yang
    Zhao, Wen-Sheng
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2025, 15 (02): : 399 - 409