An approach to deal with packaging in power electronics

被引:29
|
作者
Popovic, J [1 ]
Ferreira, JA [1 ]
机构
[1] Delft Univ Technol, Elect Power Proc Grp, Fac Elect Engn Math & Comp Sci, NL-2600 AA Delft, Netherlands
关键词
functional elements (FEs) integration level; packaging elements (PEs) integration level; power electronic converters; volumetric packaging efficiency;
D O I
10.1109/TPEL.2005.846554
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Current packaging technology in power electronics is based on assembling pre-manufactured discrete components. Each component consists of a number of parts, manufactured in a variety of manufacturing processes. This has resulted in a diversity of construction parts and mutually incompatible manufacturing processes in a typical power electronic converter and has brought power electronics to the edge where it becomes extremely difficult to reduce the cost and size of power electronic converters. This also makes integration of power electronic converters difficult. In this paper, we present a way to improve the physical construction of power electronic converters by increasing level of integration and using multifunctional construction parts. integration and packaging are two important aspects of physical construction of power electronic converters. Both of them and their mutual relationship are discussed in the paper. Three quantities intended to evaluate integration level and volumetric utilization namely functional elements integration level, K-I; packaging elements integration level K-P; and volumetric packaging efficiency eta(v) are introduced. Based on these values, a number of techniques to increase the integration level are presented. A design process in the form of a flowchart intended to implement these techniques in concrete design cases is presented.
引用
收藏
页码:550 / 557
页数:8
相关论文
共 50 条
  • [1] Power electronics packaging
    Suganuma, Katsuaki
    Song, Jenn-Ming
    Lai, Yi-Shao
    MICROELECTRONICS RELIABILITY, 2015, 55 (12) : 2523 - 2523
  • [2] Overview of the DoD needs for power electronics and power electronics packaging
    Electronics Manufacturing, Productivity Facility, Indiannapolis, United States
    Adv Microelectron, 1 (17-19):
  • [4] AN OPTIMIZED POWER ELECTRONICS PACKAGING CONCEPT
    SHARMA, R
    ESTES, E
    PROCEEDINGS OF THE TECHNICAL CONFERENCE : NINTH ANNUAL INTERNATIONAL ELECTRONICS PACKAGING CONFERENCE, VOLS 1 AND 2, 1989, : 686 - 696
  • [5] Securing the reliability of power electronics packaging
    Lefranc, G.
    Licht, T.
    Mitic, G.
    Wolfgang, E.
    ETG-Fachberichte (Energietechnische Gesellschaft im VDE), 2000, (81): : 125 - 133
  • [6] Al/SiC for power electronics packaging
    Premkumar, MK
    3RD INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS - PROCESSES, PROPERTIES, AND INTERFACES - PROCEEDINGS, 1997, : 162 - 165
  • [7] Packaging and Integration and the Future of Power Electronics
    White, Robert V.
    IEEE POWER ELECTRONICS MAGAZINE, 2020, 7 (03): : 86 - 90
  • [8] A framework for developing power electronics packaging
    Hopkins, DC
    O Mathuna, SC
    Alderman, AN
    Flannery, J
    APEC '98 - THIRTEENTH ANNUAL APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 2, 1998, : 9 - 15
  • [9] SiC power electronics packaging prognostics
    Bower, Gregory
    Rogan, Chris
    Kozlowski, James
    Zugger, Michael
    2008 IEEE AEROSPACE CONFERENCE, VOLS 1-9, 2008, : 3639 - +
  • [10] MODELLING RELIABILITY OF POWER ELECTRONICS PACKAGING
    Bailey, Chris
    Lu, Hua
    Yin, Chunyan
    IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 2, 2010, : 215 - 220