Polymorphic gates in design and test of digital circuits

被引:0
|
作者
Sekanina, Lukas [1 ]
Starecek, Lukas [1 ]
Kotasek, Zdenek [1 ]
Gajda, Zbysek [1 ]
机构
[1] Brno Univ Technol, Fac Informat Technol, Brno 61266, Czech Republic
关键词
polymorphic circuit; evolutionary design; test vector generation;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Polymorphic gates are unconventional logic components which can switch their logic functions according to changing environment. The first pan of this study presents an evolutionary approach to the design of polymorphic modules which exhibit different logic functions in different environments. The most complicated circuit that we evolved contains more than 100 gates. The second part of this study shows how to reduce the number of test vectors of a digital circuit by replacing some of its gates by polymorphic gates. In the first polymorphic mode, the circuit implements the original function. When switched to the second polymorphic mode, it can be tested using fewer test vectors than in the first polymorphic mode; however, the same fault coverage is obtained. The number of test vectors was reduced on 50-91% of its original volume for six benchmark circuits. The paper also discusses various obstacles which one has to deal with during a practical utilization of polymorphic gates.
引用
收藏
页码:125 / 142
页数:18
相关论文
共 50 条
  • [21] Design of ternary logic gates and circuits using GNRFETs
    Madhuri, Badugu Divya
    Sunithamani, Subramani
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (07) : 972 - 979
  • [22] Design of reversible logic circuits by means of control gates
    De Vos, A
    Desoete, B
    Adamski, A
    Pietrzak, P
    Sibinski, M
    Widerski, T
    INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2000, 1918 : 255 - 264
  • [23] DESIGN OF SELF-CHECKING CIRCUITS FOR TEST DIAGNOSTICS OF DIGITAL DEVICES WITH MEMORY
    SPERANSKY, DV
    SHATOKHINA, NK
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1985, (03): : 82 - 85
  • [24] Design and test of elementary digital circuits based on monolithic SOI JFET's
    Fourches, N
    Orsier, E
    De Pontcharra, JD
    Truche, R
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1998, 45 (01) : 41 - 49
  • [25] TRANSFORMATIONAL DESIGN OF DIGITAL CIRCUITS
    DEMAN, J
    VANSLEMBROUCK, J
    MICROPROCESSING AND MICROPROGRAMMING, 1989, 27 (1-5): : 273 - 278
  • [26] Design of DNA Digital Circuits
    George A.K.
    Kunnummal I.O.
    Alazzawi L.
    Singh H.
    George, Aby K. (aby.100@gmail.com), 1600, Institute of Electrical and Electronics Engineers Inc., United States (39): : 35 - 40
  • [27] TEST GENERATION SYSTEM FOR DIGITAL CIRCUITS
    TOMITA, K
    FUNATSU, S
    WAKATSUKI, N
    YAMADA, A
    NEC RESEARCH & DEVELOPMENT, 1978, (49): : 16 - 24
  • [28] Modeling custom digital circuits for test
    Bose, S
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (06): : 591 - 609
  • [29] Modeling Custom Digital Circuits for Test
    Soumitra Bose
    Journal of Electronic Testing, 2004, 20 : 591 - 609
  • [30] Evolutionary Design of Polymorphic Circuits with the Improved Evolutionary Repair
    Zhang, Xin
    Luo, Wenjian
    2013 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2013, : 2192 - 2200