Low-Power Multiplexer Structures Targeting Efficient QCA Nanotechnology Circuit Designs

被引:9
|
作者
Almatrood, Amjad [1 ]
George, Aby K. [2 ]
Singh, Harpreet [2 ]
机构
[1] Jouf Univ, Coll Engn, Dept Elect Engn, Sakaka 72388, Saudi Arabia
[2] Wayne State Univ, Dept Elect & Comp Engn, Detroit, MI 48202 USA
关键词
low-power QCA circuit; multiplexer; energy dissipation; logic synthesis; DOT CELLULAR-AUTOMATA; MODULAR DESIGN; QUANTUM; ARCHITECTURE; IMPLEMENTATION; DEVICES;
D O I
10.3390/electronics10161885
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Quantum-dot cellular automata (QCA) technology is considered to be a possible alternative for circuit implementation in terms of energy efficiency, integration density and switching frequency. Multiplexer (MUX) can be considered to be a suitable candidate for designing QCA circuits. In this paper, two different structures of energy-efficient 2 x 1 MUX designs are proposed. These MUXes outperform the best existing design in terms of power consumption with approximate reductions of 26% and 35%. Moreover, similar or better performance factors such as area and latency are achieved compared to the available designs. These MUX structures can be used as fundamental energy-efficient building blocks for replacing the majority-based structures in QCA. The scalability property of the proposed MUXes is excellent and can be used for energy-efficient complex QCA circuit designs.
引用
收藏
页数:11
相关论文
共 50 条
  • [1] Efficient Realization of Digital Logic Circuit using QCA Multiplexer
    Goswami, Mrinal
    Kumar, Brajendra
    Tibrewal, Harsh
    Mazumdar, Subhra
    2014 2ND INTERNATIONAL CONFERENCE ON BUSINESS AND INFORMATION MANAGEMENT (ICBIM), 2014,
  • [2] Low power combinational circuit synthesis targeting multiplexer based FPGAs
    Satyanarayana, D
    Chattopadhyay, S
    Sasidhar, J
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 79 - 84
  • [3] Asynchronous Circuit Designs on an FPGA for Targeting a Power/Energy Efficient SoC
    Lee, Jang-Gun
    Oh, Myeong-Hoon
    IEICE TRANSACTIONS ON ELECTRONICS, 2014, E97C (04): : 253 - 263
  • [4] Regular Clocking based Emerging Technique in QCA Targeting Low Power Nano Circuit
    Pal, Jayanta
    Pramanik, Amit Kumar
    Goswami, Mrinal
    Saha, Apu Kumar
    Sen, Bibhash
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2022, 109 (09) : 1550 - 1572
  • [5] Low-Power Multiplexer Designs Using Three-Independent-Gate Field Effect Transistors
    Giacomin, Edouard
    Gonzalez, Jorge Romero
    Gaillardon, Pierre-Emmanuel
    PROCEEDINGS OF THE IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH 2017), 2017, : 33 - 38
  • [6] A Survey on Hardware Security Techniques Targeting Low-Power SoC Designs
    Ehret, Alan
    Gettings, Karen
    Jordan, Bruce R., Jr.
    Kinsy, Michel A.
    2019 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2019,
  • [7] Design of Low Power Fault Tolerant Reversible Multiplexer Using QCA
    Maity, Moumita
    Ghosal, Prasun
    Das, Bishwarup
    2012 THIRD INTERNATIONAL CONFERENCE ON EMERGING APPLICATIONS OF INFORMATION TECHNOLOGY (EAIT), 2012, : 467 - 470
  • [8] Efficient low-power designs using MOSFETs in the weak inversion region
    Yodprasit, Uroschanit
    Ngarmnil, Jitkasame
    IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings, 1998, : 45 - 48
  • [9] Efficient low-power designs using MOSFETs in the weak inversion region
    Yodprasit, U
    Ngarmnil, J
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 45 - 48
  • [10] LOW-POWER ANALOG-TO-DIGITAL CONVERTER AND MULTIPLEXER
    KINDLMANN, PJ
    GLENDAY, I
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1974, IM23 (02) : 149 - 154