Low-Power Multiplexer Structures Targeting Efficient QCA Nanotechnology Circuit Designs

被引:9
|
作者
Almatrood, Amjad [1 ]
George, Aby K. [2 ]
Singh, Harpreet [2 ]
机构
[1] Jouf Univ, Coll Engn, Dept Elect Engn, Sakaka 72388, Saudi Arabia
[2] Wayne State Univ, Dept Elect & Comp Engn, Detroit, MI 48202 USA
关键词
low-power QCA circuit; multiplexer; energy dissipation; logic synthesis; DOT CELLULAR-AUTOMATA; MODULAR DESIGN; QUANTUM; ARCHITECTURE; IMPLEMENTATION; DEVICES;
D O I
10.3390/electronics10161885
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Quantum-dot cellular automata (QCA) technology is considered to be a possible alternative for circuit implementation in terms of energy efficiency, integration density and switching frequency. Multiplexer (MUX) can be considered to be a suitable candidate for designing QCA circuits. In this paper, two different structures of energy-efficient 2 x 1 MUX designs are proposed. These MUXes outperform the best existing design in terms of power consumption with approximate reductions of 26% and 35%. Moreover, similar or better performance factors such as area and latency are achieved compared to the available designs. These MUX structures can be used as fundamental energy-efficient building blocks for replacing the majority-based structures in QCA. The scalability property of the proposed MUXes is excellent and can be used for energy-efficient complex QCA circuit designs.
引用
收藏
页数:11
相关论文
共 50 条
  • [41] Efficient Low-Power Microwave Readout Circuit in 180 nm CMOS for Wearable Electronics
    Kilani, Dima
    Zarifi, Mohammad H.
    2024 IEEE MTT-S INTERNATIONAL MICROWAVE BIOMEDICAL CONFERENCE, IMBIOC 2024, 2024, : 78 - 80
  • [42] Power, Delay and Area Efficient Self-Timed Multiplexer and Demultiplexer Designs
    Balasubramanian, P.
    Edwards, D. A.
    DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS, 2009, : 173 - 178
  • [43] An efficient low-power bus architecture
    Rjoub, A
    Nikolaidis, S
    Koufopavlou, O
    Stouraitis, T
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1864 - 1867
  • [44] Design and simulation of a new QCA-based low-power universal gate
    Sadrarhami, Hamidreza
    Zanjani, S. Mohammadali
    Dolatshahi, Mehdi
    Barekatain, Behrang
    FRONTIERS IN COMPUTER SCIENCE, 2024, 6
  • [45] A low-power and low-cost frequency doubling circuit
    Zhou, R
    Liu, J
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 348 - 351
  • [46] LOW-VOLTAGE AND LOW-POWER ULSI CIRCUIT TECHNIQUES
    AOKI, M
    ITOH, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (08) : 1351 - 1360
  • [47] Low-Power and High-Speed Startup Circuit for Reference Circuit
    Chen, Hou-Ming
    Lee, Bo-Yi
    Lin, Kuang-Hao
    Huang, Xian-Ji
    Huang, Yu-Siang
    2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2017,
  • [48] Design and Analysis of Ultra-Low Power QCA Parity Generator Circuit
    Sasamal, Trailokya Nath
    Singh, Ashutosh Kumar
    Ghanekar, Umesh
    ADVANCES IN POWER SYSTEMS AND ENERGY MANAGEMENT, 2018, 436
  • [49] Design of an Area-Efficient and Low-Power Hierarchical NoC Architecture Based on Circuit Switching
    Kim, Woo Joo
    Lee, Sung Hee
    Hwang, Sun Young
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (03) : 890 - 899
  • [50] Low-power area-efficient high-speed I/O circuit techniques
    Lee, MJE
    Dally, WJ
    Chiang, P
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (11) : 1591 - 1599