Efficient High-Level Synthesis for Nested Loops of Nonrectangular Iteration Spaces

被引:4
|
作者
Sim, Hyeonuk [1 ]
Rahman, Atul [1 ]
Lee, Jongeun [1 ]
机构
[1] Ulsan Natl Inst Sci & Technol, Sch Elect & Comp Engn, Ulsan 44919, South Korea
基金
新加坡国家研究基金会;
关键词
Field-programmable gate array (FPGA); high level synthesis; loop coalescing; loop flattening; nested loop; triangular iteration space;
D O I
10.1109/TVLSI.2016.2520491
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Most existing solutions to pipelining nested loops are developed for general purpose processors, and may not work efficiently for field-programmable gate arrays due to loop control overhead. This is especially true when the nested loops have nonrectangular iteration spaces (IS). Thus we propose a novel method that can transform triangular IS-the most frequently found type of nonrectangular IS-into rectangular ones, so that other loop transformations can be effectively applied and the overall performance of nested loops can be maximized. Our evaluation results using the state-of-the-art Vivado high-level synthesis tool demonstrate that our technique can improve the performance of nested loops with nonrectangular IS significantly.
引用
收藏
页码:2799 / 2802
页数:4
相关论文
共 50 条
  • [31] OPTIMIZATIONS IN HIGH-LEVEL SYNTHESIS
    ROSENSTIEL, W
    MICROPROCESSING AND MICROPROGRAMMING, 1986, 18 (1-5): : 347 - 352
  • [32] HIGH-LEVEL SYNTHESIS - A TUTORIAL
    WU, ACH
    LIN, YL
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (03) : 209 - 218
  • [33] ALGORITHMS FOR HIGH-LEVEL SYNTHESIS
    PAULIN, PG
    KNIGHT, JP
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (06): : 18 - 31
  • [34] Introduction to high-level synthesis
    Gajski, Daniel D.
    Ramachandran, Loganath
    IEEE Design and Test of Computers, 1600, 11 (04): : 44 - 54
  • [35] Robust and Efficient RTL to C Compiler Optimized for High-Level Synthesis
    Rashid, Imtiaz
    Schafer, Benjamin Carrion
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (02) : 559 - 567
  • [36] Efficient and Reliable High-Level Synthesis Design Space Explorer for FPGAs
    Liu, Dong
    Schafer, Benjamin Carrion
    2016 26TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2016,
  • [37] INTRODUCTION TO HIGH-LEVEL SYNTHESIS
    GAJSKI, DD
    RAMACHANDRAN, L
    IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (04): : 44 - 54
  • [38] New advances of high-level synthesis for efficient and reliable hardware design
    Campbell, Keith
    Zuo, Wei
    Chen, Deming
    INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 189 - 214
  • [39] Incremental High-Level Synthesis
    Lavagno, Luciano
    Kondratyev, Alex
    Watanabe, Yosinori
    Zhu, Qiang
    Fujii, Mototsugu
    Tatesawa, Mitsuru
    Nakayama, Noriyasu
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 693 - 698
  • [40] An Introduction to High-Level Synthesis
    Coussy, Philippe
    Meredith, Michael
    Gajski, Daniel D.
    Takach, Andres
    IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (04): : 8 - 17