Efficient High-Level Synthesis for Nested Loops of Nonrectangular Iteration Spaces

被引:4
|
作者
Sim, Hyeonuk [1 ]
Rahman, Atul [1 ]
Lee, Jongeun [1 ]
机构
[1] Ulsan Natl Inst Sci & Technol, Sch Elect & Comp Engn, Ulsan 44919, South Korea
基金
新加坡国家研究基金会;
关键词
Field-programmable gate array (FPGA); high level synthesis; loop coalescing; loop flattening; nested loop; triangular iteration space;
D O I
10.1109/TVLSI.2016.2520491
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Most existing solutions to pipelining nested loops are developed for general purpose processors, and may not work efficiently for field-programmable gate arrays due to loop control overhead. This is especially true when the nested loops have nonrectangular iteration spaces (IS). Thus we propose a novel method that can transform triangular IS-the most frequently found type of nonrectangular IS-into rectangular ones, so that other loop transformations can be effectively applied and the overall performance of nested loops can be maximized. Our evaluation results using the state-of-the-art Vivado high-level synthesis tool demonstrate that our technique can improve the performance of nested loops with nonrectangular IS significantly.
引用
收藏
页码:2799 / 2802
页数:4
相关论文
共 50 条
  • [1] Hierarchical pipelining of nested loops in high-level synthesis
    Suba, Gergely
    Periodica polytechnica Electrical engineering and computer science, 2014, 58 (03): : 81 - 91
  • [2] EFFICIENT HIGH-LEVEL ITERATION WITH ACCUMULATORS
    CAMERON, RD
    ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1989, 11 (02): : 194 - 211
  • [3] Transformations of nested loops with non-convex iteration spaces
    Xue, JL
    PARALLEL COMPUTING, 1996, 22 (03) : 339 - 368
  • [4] Exploiting vectorization in high level synthesis of nested irregular loops
    Lattuada, Marco
    Ferrandi, Fabrizio
    JOURNAL OF SYSTEMS ARCHITECTURE, 2017, 75 : 1 - 14
  • [5] High-level Synthesis of Non-Rectangular Multi-Dimensional Nested Loops using Reshaping and Vectorization
    Salamat, Sahand
    Azarbad, Mohammad Reza
    Alizadeh, Bijan
    2018 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), 2018, : 166 - 175
  • [6] Iterational retiming: Maximize iteration-level parallelism for nested loops
    Xue, C
    Shao, ZL
    Liu, ML
    Sha, EHM
    2005 International Conference on Hardware/Software Codesign and System Synthesis, 2005, : 309 - 314
  • [7] High-Level Synthesis Oriented Restructuring of Functions with While Loops
    Weinhardt, Markus
    2019 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2019, : 115 - 122
  • [8] The UTFLA: uniformization of non-uniform iteration spaces in two-level perfect nested loops using SFLA
    Mahjoub, Shabnam
    Vojoudi, Hakimeh
    JOURNAL OF SUPERCOMPUTING, 2016, 72 (06): : 2221 - 2234
  • [9] Efficient Translation Validation of High-Level Synthesis
    Li, Tun
    Guo, Yang
    Liu, Wanwei
    Ma, Chiyuan
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 516 - 522
  • [10] The UTFLA: uniformization of non-uniform iteration spaces in two-level perfect nested loops using SFLA
    Shabnam Mahjoub
    Hakimeh Vojoudi
    The Journal of Supercomputing, 2016, 72 : 2221 - 2234