Measurement of creep and relaxation behaviors of wafer-level CSP assembly using Moire interferometry

被引:10
|
作者
Ham, SJ [1 ]
Lee, SB [1 ]
机构
[1] Korea Adv Inst Sci & Technol, CARE Elect Packaging Lab, Dept Mech Engn, Taejon 305701, South Korea
关键词
D O I
10.1115/1.1571571
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper the creep and relaxation behaviors of a wafer-level CSP assembly under two types of thermal loading conditions were investigated using high sensitivity moire interferometry. One is a thermal load from 100degreesC to room temperature and the other is from room temperature to 100degreesC. In the second case, the real-time technique was used to monitor and measure the shear deformations of solder joints and the warpage of the assembly during the test. For the real-time measurements of thermal deformations, a small-sized thermal chamber having an optical window was developed. In addition, the test results obtained from the moire interferometry measurements were compared with the predicted values obtained from finite element analysis. It is shown that the deformation values predicted from finite element analysis have a good agreement with those obtained from the tests.
引用
收藏
页码:282 / 288
页数:7
相关论文
共 50 条
  • [1] Measurement of creep and relaxation behaviors of CSP using moire interferometry
    Ham, SJ
    Lee, SB
    Kim, DH
    PROCEEDINGS OF THE SEM IX INTERNATIONAL CONGRESS ON EXPERIMENTAL MECHANICS, 2000, : 738 - 739
  • [2] Wafer-level CSP, wafer-level assembly/test: Integrating backend processes
    Novitsky, J
    Miller, C
    SOLID STATE TECHNOLOGY, 2001, 44 (02) : 78 - +
  • [3] Measurement of thermo-mechanical deformations of wafer-level CSP assembly under thermal cycling condition
    Ham, SJ
    Lee, SB
    ADVANCES IN ELECTRONIC MATERIALS AND PACKAGING 2001, 2001, : 323 - 327
  • [4] The creep measurement of 475°C pipeline using moire interferometry
    Huimin, X
    Daqing, Z
    Fulong, D
    Wei, Z
    Dietz, P
    Schmitz, A
    JOURNAL OF PRESSURE VESSEL TECHNOLOGY-TRANSACTIONS OF THE ASME, 1998, 120 (02): : 144 - 148
  • [5] Assembly and reliability of a wafer level CSP
    Patel, PM
    Primavera, A
    Srihari, K
    2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 89 - 94
  • [6] Wafer-level assembly of hybrid microsystems
    Nelson, BJ
    Vikramaditya, B
    Yang, G
    Gaines, J
    Enikov, E
    PROCEEDINGS OF THE FIFTEENTH ANNUAL MEETING OF THE AMERICAN SOCIETY FOR PRECISION ENGINEERING, 2000, : 20 - 20
  • [7] Wafer-level assembly of carbon nanotube networks using dielectrophoresis
    Monica, A. H.
    Papadakis, S. J.
    Osiander, R.
    Paranjape, M.
    NANOTECHNOLOGY, 2008, 19 (08)
  • [8] Wafer-level chip size package (WL-CSP)
    Töpper, M
    Fehlberg, S
    Scherpinski, K
    Karduck, C
    Glaw, V
    Heinricht, K
    Coskina, P
    Ehrmann, O
    Reichl, H
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02): : 233 - 238
  • [9] Low cost wafer-level CSP: A novel redistribution methodology
    Rinne, GA
    Walling, JD
    Mis, JD
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 93 - 96
  • [10] Novel symmetric high Q inductors fabricated using wafer-level CSP technology
    Aoki, Yutaka
    Shimizu, Shoichi
    Honjo, Kazuhiko
    2007 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, VOLS 1 AND 2, 2007, : 504 - +