A Programmable Hardware Accelerator for Simulating Dynamical Systems

被引:14
|
作者
Kung, Jaeha [1 ]
Long, Yun [1 ]
Kim, Duckhwan [1 ]
Mukhopadhyay, Saibal [1 ]
机构
[1] Georgia Inst Technol, Atlanta, GA 30332 USA
来源
44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017) | 2017年
关键词
Cellular nonlinear network; Dynamical systems; Hardware accelerator; Scientific simulation; CELLULAR NEURAL-NETWORKS; PATTERN-FORMATION; CNN; IMPLEMENTATION; CHIP;
D O I
10.1145/3079856.3080252
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The fast and energy - efficient simulation of dynamical systems defined by coupled ordinary/partial differential equations has emerged as an important problem. The accelerated simulation of coupled ODE/PDE is critical for analysis of physical systems as well as computing with dynamical systems. This paper presents a fast and programmable accelerator for simulating dynamical systems. The computing model of the proposed platform is based on multilayer cellular nonlinear network (CeNN) augmented with nonlinear function evaluation engines. The platform can be programmed to accelerate wide classes of ODEs/PDEs by modulating the connectivity within the multilayer CeNN engine. An innovative hardware architecture including data reuse, memory hierarchy, and near - memory processing is designed to accelerate the augmented multilayer CeNN. A dataflow model is presented which is supported by optimized memory hierarchy for efficient function evaluation. The proposed solver is designed and synthesized in 15nm technology for the hardware analysis. The performance is evaluated and compared to GPU nodes when solving wide classes of differential equations and the power consumption is analyzed to show orders of magnitude improvement in energy efficiency.
引用
收藏
页码:403 / 415
页数:13
相关论文
共 50 条
  • [31] Simulating and Predicting Dynamical Systems With Spatial Semantic Pointers
    Voelker, Aaron R.
    Blouw, Peter
    Choo, Xuan
    Dumont, Nicole Sandra-Yaffa
    Stewart, Terrence C.
    Eliasmith, Chris
    NEURAL COMPUTATION, 2021, 33 (08) : 2033 - 2067
  • [32] Programmable logic & hardware
    Williams, A
    DR DOBBS JOURNAL, 2003, 28 (05): : 70 - +
  • [33] The evolvability of programmable hardware
    Raman, Karthik
    Wagner, Andreas
    JOURNAL OF THE ROYAL SOCIETY INTERFACE, 2011, 8 (55) : 269 - 281
  • [34] OVERVIEW OF PROGRAMMABLE HARDWARE
    ROBINSON, P
    BYTE, 1987, 12 (01): : 197 - 203
  • [35] OmniX: an accelerator-centric OS for omni-programmable systems
    Silberstein, Mark
    PROCEEDINGS OF THE 16TH WORKSHOP ON HOT TOPICS IN OPERATING SYSTEMS (HOTOS 2017), 2017, : 69 - 75
  • [36] Modelling and simulation of a programmable image processor using hardware simulation systems
    Siyal, M.Y.
    Fathy, M.
    International Journal of Modelling and Simulation, 1999, 19 (03): : 255 - 261
  • [37] Hardware Accelerators for Data Sort in All Programmable Systems-on-Chip
    Sklyarov, Valery
    Skliarova, Iouliia
    ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2015, 15 (04) : 9 - 16
  • [38] Understanding Permanent Hardware Failures in Deep Learning Training Accelerator Systems
    He, Yi
    Li, Yanjing
    2023 IEEE EUROPEAN TEST SYMPOSIUM, ETS, 2023,
  • [39] The Design of a Bloom Filter Hardware Accelerator for Ultra Low Power Systems
    Lyons, Michael J.
    Brooks, David
    ISLPED 09, 2009, : 371 - 376
  • [40] Cache-Based Memory Copy Hardware Accelerator for Multicore Systems
    Duarte, Filipa
    Wong, Stephan
    IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (11) : 1494 - 1507