A Pattern Extraction Based Background Calibration Technique for SAR ADCs

被引:3
|
作者
Ding, Xiang [1 ]
Zhang, Liang [2 ]
Liu, Wenfeng [2 ]
Yi, Dongbai [2 ]
Ma, Yingjiang [2 ]
Hofmann, Klaus [1 ]
机构
[1] Tech Univ Darmstadt, Integrated Elect Syst Lab, D-64283 Darmstadt, Germany
[2] Gree Elect Appliances Inc, Commun Technol Res Inst, Zhuhai 519015, Peoples R China
关键词
Calibration; Convergence; Engines; Capacitors; Mathematical model; Training; Limiting; Digital background calibration; successive approximation register (SAR) analog-to-digital converters (ADCs); least mean square (LMS);
D O I
10.1109/TCSII.2021.3083805
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief presents a pattern extraction based digital background calibration for Successive Approximation Register (SAR) Analog-to-Digital Converters (ADCs). We demonstrate that major factors limiting the convergence rate of the conventional calibration schemes can be addressed by performing pattern extraction and using the extracted patterns to train the calibration engine. Benefiting from the proposed technique, the convergence speed of the calibration can be improved without sacrificing the stability and accuracy of the calibration loop. A lightweight pattern extraction scheme is also introduced to reduce the hardware cost and power consumption.
引用
收藏
页码:10 / 14
页数:5
相关论文
共 50 条
  • [21] A Simple Background Interstage Gain Calibration Technique for Pipeline ADCs
    Tahmasebi, A.
    Kamali, A.
    Kanani, Z. D. Koozeh
    Sobhi, J.
    PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON SIGNAL ACQUISITION AND PROCESSING, 2009, : 221 - +
  • [22] A Predetermined LMS Digital Background Calibration Technique for Pipelined ADCs
    Montazerolghaem, Mohammad Ali
    Moosazadeh, Tohid
    Yavari, Mohammad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (09) : 841 - 845
  • [23] A robust and fast digital background calibration technique for pipelined ADCs
    Fan, Jen-Lin
    Wang, Chung-Yi
    Wu, Jieh-Tsorng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (06) : 1213 - 1223
  • [24] A Background Time-skew Calibration Technique in Flash-Assisted Time-Interleaved SAR ADCs
    Chen, Yongzhen
    Wu, Yimin
    Cao, Fubiao
    Ye, Fan
    Ren, Junyan
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 295 - 298
  • [25] A Simple Background Interstage Gain Calibration Technique for Pipeline ADCs
    Sobhi, Jafar
    Kanani, Ziaeddin Koozeh
    Tahmasebi, Ahmad
    Yousefi, Mousa
    ECTI-CON: 2009 6TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING/ELECTRONICS, COMPUTER, TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2009, : 479 - +
  • [26] A digital background calibration technique for SAR ADC based on capacitor swapping
    Du, Ling
    Ning, Ning
    Wu, Shuangyi
    Yu, Qi
    Liu, Yang
    IEICE ELECTRONICS EXPRESS, 2014, 11 (12):
  • [27] Background calibration algorithm for 3-stage pipelined-SAR ADCs
    Dong, Peng
    Zhang, Yang
    Mei, Fengyi
    PROCEEDINGS OF 2019 INTERNATIONAL CONFERENCE ON IMAGE, VIDEO AND SIGNAL PROCESSING (IVSP 2019), 2019, : 81 - 84
  • [28] A background calibration in pipelined ADCs
    Mafi, Hamid R.
    Sodagar, Amir M.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2013, 67 (08) : 729 - 732
  • [29] A CDAC Mismatch Calibration Technique for SAR-assisted Pipeline ADCs
    Li, Zheyi
    Berti, Laurent
    Thys, Geert
    Leroux, Paul
    2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS, 2023,
  • [30] Single-Bin DFT-Based Digital Calibration Technique for CDAC in SAR ADCs
    Lee, Shuenn-Yuh
    Tsou, Chieh
    Li, Yu-Cheng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (12) : 4582 - 4591