Cycle-Slipping Pull-In Range of Bang-Bang PLLs

被引：0
|
作者：
Samarah, Amer [1 ]
Carusone, Anthony Chan [1 ]
机构：
[1] Univ Toronto, Edward S Rogers Sr Dept Elect & Comp Engn, Toronto, ON, Canada
来源：
2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS) | 2015年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An analysis of the cycle slipping behavior of a bang-bang phase locked loop (PLL) far from its lock provides expressions for the pull-in frequency range. Behavioral simulation is used to validate the analytical results which estimate the pull-in range at least 40% more accurately than prior work.
引用
收藏
页数：4
相关论文
共 34 条
  • [21] A Non-Linear Model for Analysis of Limit Cycle Behavior in CDR With Bang-Bang Phase Detector
    Galambos, T.
    Lerner, V.
    IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONICS SYSTEMS (COMCAS 2009), 2009,
  • [22] A Frequency-Based Model for Limit Cycle and Spur Predictions in Bang-Bang All Digital PLL
    Liu, Dan
    Basedau, Philipp
    Helfenstein, Markus
    Wei, James
    Burger, Thomas
    Chen, Yangjian
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (06) : 1205 - 1214
  • [23] Minimum-Jitter Design of Bang-Bang PLLs in the Presence of 1/f2 and 1/f3 DCO Noise
    Marucci, Giovanni
    Levantino, Salvatore
    Maffezzoni, Paolo
    Samori, Carlo
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 173 - 176
  • [24] A Novel LO Phase-Shifting System Based on Digital Bang-Bang PLLs With Background Phase-Offset Correction for Integrated Phased Arrays
    Tesolin, Francesco
    Dartizio, Simone M.
    Buccoleri, Francesco
    Santiccioli, Alessio
    Bertulessi, Luca
    Samori, Carlo
    Lacaita, Andrea L.
    Levantino, Salvatore
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2023, 58 (09) : 2466 - 2477
  • [25] Bang-bang cycle-slip detector improves jitter-tolerance in SONET PLL/DLL CDR
    Guinea, J. A.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2016, 44 (10) : 1828 - 1839
  • [26] A Low-Phase-Noise Digital Bang-Bang PLL with Fast Lock Over a Wide Lock Range
    Bertulessi, Luca
    Grimaldi, Luigi
    Cherniak, Dmytro
    Samori, Carlo
    Levantino, Salvatore
    2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 252 - +
  • [27] Piecewise-linear analysis of the pull-in range for second-order PLLs
    Kuznetsov, N., V
    Lobachev, M. Y.
    Yuldashev, M., V
    Yuldashev, R., V
    Kudryashova, E., V
    Kuznetsova, O. A.
    2023 EUROPEAN CONTROL CONFERENCE, ECC, 2023,
  • [28] COMPUTING THE HALF-PLANE PULL-IN RANGE OF 2ND-ORDER PLLS
    STENSBY, J
    HARB, B
    ELECTRONICS LETTERS, 1995, 31 (11) : 845 - 846
  • [29] Reference-less Bang-bang CDR with Enhanced Frequency Acquisition Range Using Static and Modulated Integral Branch Offset Currents
    Iftekhar, Mohammed
    Gudyriev, Sergiy
    Scheytt, J. Christoph
    2021 IEEE BICMOS AND COMPOUND SEMICONDUCTOR INTEGRATED CIRCUITS AND TECHNOLOGY SYMPOSIUM (BCICTS), 2021,
  • [30] A 0.7-V 0.43-pJ/cycle Wakeup Timer Based on a Bang-Bang Digital-Intensive Frequency-Locked-Loop for IoT Applications
    Ding, Ming
    Zhou, Zhihao
    Liu, Yao-Hong
    Traferro, Stefano
    Bachmann, Christian
    Philips, Kathleen
    Sebastiano, Fabio
    IEEE SOLID-STATE CIRCUITS LETTERS, 2018, 1 (02): : 30 - 33
1234