Reference-less Bang-bang CDR with Enhanced Frequency Acquisition Range Using Static and Modulated Integral Branch Offset Currents

被引:0
|
作者
Iftekhar, Mohammed [1 ]
Gudyriev, Sergiy [1 ]
Scheytt, J. Christoph [1 ]
机构
[1] Paderborn Univ, Heinz Nixdorf Inst, Dept Syst & Circuit Technol, Paderborn, Germany
关键词
Bang-bang phase detector; clock and data recovery; frequency acquisition; high-speed serial link; RECOVERY; CLOCK;
D O I
10.1109/BCICTS50416.2021.9682207
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a technique to extend the frequency acquisition range for bang-bang phase-detector-based clock and data recovery (CDR) circuits without an additional frequency acquisition loop or lock detection circuit. The permanent modulation of the offset current in the CDR's integral branch enhances the acquisition range by nearly 4 times, covering the entire tuning range of the voltage controlled oscillator. The increase in power dissipation and the chip area are negligible. This technique was implemented and measured in a 28 Gbps NRZ bang-bang CDR chip to confirm the working principle. In addition to the increased acquisition range, the CDR also surpasses jitter related specifications from the OIF CEI-28G-VSR standard.
引用
收藏
页数:4
相关论文
共 10 条
  • [1] An 8-11 Gb/s Reference-Less Bang-Bang CDR Enabled by "Phase Reset"
    Shivnaraine, Ravi
    Jalali, Mohammad Sadegh
    Sheikholeslami, Ali
    Kibune, Masaya
    Tamura, Hirotaka
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (07) : 2129 - 2138
  • [2] A 10 Gb/s PAM4 receiver with reference-less half-rate Bang-Bang CDR in 180-nm CMOS
    Liu, Jiaxin
    Zhang, Yinhang
    Yin, Chao
    Yang, Xi
    Zhan, Yongzheng
    MICROELECTRONICS JOURNAL, 2025, 157
  • [3] A Sub-0.25-pJ/bit 47.6-to-58.8-Gb/s Reference-Less FD-Less Single-Loop PAM-4 Bang-Bang CDR With a Deliberate-Current-Mismatch Frequency Acquisition Technique in 28-nm CMOS
    Zhao, Xiaoteng
    Chen, Yong
    Wang, Lin
    Mak, Pui-In
    Maloberti, Franco
    Martins, Rui P.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (05) : 1358 - 1371
  • [4] A Sub-0.25pJ/bit 47.6-to-58.8Gb/s Reference-Less FD-Less Single-Loop PAM-4 Bang-Bang CDR with a Deliberately-Current-Mismatch Frequency Acquisition Technique in 28nm CMOS
    Zhao, Xiaoteng
    Chen, Yong
    Wang, Lin
    Mak, Pui-In
    Maloberti, Franco
    Martins, Rui P.
    2021 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2021, : 131 - 134
  • [5] A 10.8-to-37.4 Gb/s Reference-Less FD-Less Single-Loop Quarter-Rate Bang-Bang Clock and Data Recovery Employing Deliberate-Current-Mismatch Wide-Frequency-Acquisition Technique
    Wang, Lin
    Chen, Yong
    Yang, Chaowei
    Zhao, Xiaoteng
    Mak, Pui-In
    Maloberti, Franco
    Martins, Rui P.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (07) : 2637 - 2650
  • [6] A 6.0-11.0 Gb/s Reference-Less Sub-Baud-Rate Linear CDR With Wide-Range Frequency Acquisition Technique
    Yang, Yu-Hong
    Tzou, Mou
    Lee, Tai-Cheng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (02) : 386 - 390
  • [7] A 0.5-to-2.5 Gb/s Reference-Less Half-Rate Digital CDR With Unlimited Frequency Acquisition Range and Improved Input Duty-Cycle Error Tolerance
    Inti, Rajesh
    Yin, Wenjing
    Elshazly, Amr
    Sasidhar, Naga
    Hanumolu, Pavan Kumar
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (12) : 3150 - 3162
  • [8] A 0.0285mm2 0.68pJ/bit Single-Loop Full-Rate Bang-Bang CDR without Reference and Separate Frequency Detector Achieving an 8.2(Gb/s)/μs Acquisition Speed of PAM-4 data in 28nm CMOS
    Zhao, Xiaoteng
    Chen, Yong
    Mak, Pui-In
    Martins, Rui P.
    2020 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2020,
  • [9] A 36-60 Gb/s 253 fsrms Continuous-Rate Reference-Less CDR with Baud-Rate Unlimited-Range Frequency Acquisition Technique in 28-nm CMOS
    Li, Zhenghao
    Cai, Pingyi
    Luo, Xiongshi
    Zhong, Liping
    Fan, Taiyang
    Pan, Quan
    2024 50TH IEEE EUROPEAN SOLID-STATE ELECTRONICS RESEARCH CONFERENCE, ESSERC 2024, 2024, : 633 - 636
  • [10] A 6-64-Gb/s 0.41-pJ/Bit Reference-Less PAM4 CDR Using a Frequency-Detection-Gain-Enhanced PFD Achieving 19.8-Gb/s/μs Acquisition Speed
    Feng, Liyan
    Li, Tuo
    Zou, Xiaofeng
    Xiong, Xiaoming
    Zhang, Zhao
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2025, 72 (01) : 68 - 72