AN FPGA HARDWARE/SOFTWARE CO-DESIGN TOWARDS EVOLVABLE SPIKING NEURAL NETWORKS FOR ROBOTICS APPLICATION

被引:17
|
作者
Johnston, S. P. [1 ]
Prasad, G. [1 ]
Maguire, L. [1 ]
Mcginnity, T. M. [1 ]
机构
[1] Univ Ulster, Sch Comp & Intelligent Syst, Intelligent Syst Res Ctr, Derry BT47 7JL, North Ireland
关键词
FPGA; ESNN; hardware/software co-design; TIMING-DEPENDENT PLASTICITY; LEARNING ALGORITHMS; IMPLEMENTATION;
D O I
10.1142/S0129065710002541
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents an approach that permits the effective hardware realization of a novel Evolvable Spiking Neural Network (ESNN) paradigm on Field Programmable Gate Arrays (FPGAs). The ESNN possesses a hybrid learning algorithm that consists of a Spike Timing Dependent Plasticity (STDP) mechanism fused with a Genetic Algorithm (GA). The design and implementation direction utilizes the latest advancements in FPGA technology to provide a partitioned hardware/software co-design solution. The approach achieves the maximum FPGA flexibility obtainable for the ESNN paradigm. The algorithm was applied as an embedded intelligent system robotic controller to solve an autonomous navigation and obstacle avoidance problem.
引用
收藏
页码:447 / 461
页数:15
相关论文
共 50 条
  • [41] FPGA Implementation of Blokus Duo Player using Hardware/Software Co-Design
    Kojima, Akira
    PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2014, : 378 - 381
  • [42] Co-Design of Multicore Hardware and Multithreaded Software for Thread Performance Assessment on an FPGA
    Adam, George K.
    COMPUTERS, 2022, 11 (05)
  • [43] HASCO: Towards Agile HArdware and Software CO-design for Tensor Computation
    Xiao, Qingcheng
    Zheng, Size
    Wu, Bingzhe
    Xu, Pengcheng
    Qian, Xuehai
    Liang, Yun
    2021 ACM/IEEE 48TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2021), 2021, : 1055 - 1068
  • [44] Towards An FPGA-targeted Hardware/Software Co-design Framework for CNN-based Edge Computing
    Cuong Pham-Quoc
    Xuan-Quang Nguyen
    Tran Ngoc Thinh
    Mobile Networks and Applications, 2022, 27 : 2024 - 2035
  • [45] Towards An FPGA-targeted Hardware/Software Co-design Framework for CNN-based Edge Computing
    Cuong Pham-Quoc
    Xuan-Quang Nguyen
    Tran Ngoc Thinh
    MOBILE NETWORKS & APPLICATIONS, 2022, 27 (05): : 2024 - 2035
  • [46] Benchmarking Highly Parallel Hardware for Spiking Neural Networks in Robotics
    Steffen, Lea
    Koch, Robin
    Ulbrich, Stefan
    Nitzsche, Sven
    Roennau, Arne
    Dillmann, Rudiger
    FRONTIERS IN NEUROSCIENCE, 2021, 15
  • [47] Hardware-Software Co-design to Accelerate Neural Network Applications
    Imani, Mohsen
    Garcia, Ricardo
    Gupta, Saransh
    Rosing, Tajana
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2019, 15 (02)
  • [48] A systems architecture for sensor networks based on hardware/software co-design
    Nisbet, A
    Dobson, S
    AUTONOMIC COMMUNICATION, 2005, 3457 : 115 - 126
  • [49] SpikeExplorer: Hardware-Oriented Design Space Exploration for Spiking Neural Networks on FPGA
    Padovano, Dario
    Carpegna, Alessio
    Savino, Alessandro
    Di Carlo, Stefano
    ELECTRONICS, 2024, 13 (09)
  • [50] Analytically Modeling Application Execution for Software-Hardware Co-Design
    Guo, Jichi
    Meng, Jiayuan
    Yi, Qing
    Morozov, Vitali
    Kumaran, Kalyan
    2014 IEEE 28TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, 2014,