共 50 条
- [31] Power Noise Suppression Using Power-and-Ground Via Pairs in Multilayered Printed Circuit Boards IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (03): : 374 - 385
- [32] The restriction on delta-I noise along the power/ground layer in the highspeed digital printed circuit board 1998 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY - SYMPOSIUM RECORD, VOLS 1 AND 2, 1998, : 511 - 516
- [33] A Compact and Multi-Stack Electromagnetic Bandgap Structure for Gigahertz Noise Suppression in Multilayer Printed Circuit Boards APPLIED SCIENCES-BASEL, 2017, 7 (08):
- [36] Modeling Multilayer Power/Ground Planes in Printed Circuit Boards and Electronic Packages Using Microwave Networks PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 637 - 640
- [37] Three-dimensional noise current distribution on power and ground planes in printed circuit boards 1998 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY - SYMPOSIUM RECORD, VOLS 1 AND 2, 1998, : 1136 - 1141
- [38] Delta-1 noise suppression techniques in printed circuit boards for clock frequencies over 50 Mhz 2003 IEEE International Symposium on Electromagnetic Compatibility (EMC), Vols 1 and 2, Symposium Record, 2003, : 1132 - 1135
- [40] Modeling radiated emissions from cables attached to printed circuit boards driven by power bus noise 2006 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1-3, PROCEEDINGS, 2006, : 747 - 750