Reliable Power Efficient Systems through Run-time Reconfiguration

被引:0
|
作者
El-Araby, Nahla [1 ,2 ]
Jantsch, Axel [1 ]
机构
[1] TU Wien, Vienna, Austria
[2] Canadian Int Coll CIC, Cairo, Egypt
关键词
FPGA; Reliability; Power; Run time optimization; RELIABILITY;
D O I
10.1109/NEWCAS52662.2022.9841986
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
We propose a methodology for optimizing the reliability, power, area, and performance of Field Programmable Gate Array (FPGA)-based systems at run time based on dynamic reconfiguration. A partial reconfiguration manager is designed to switch between different versions of the design according to real operating conditions. Reliability, Power, area, and performance are factors used for selecting the design version to be configured. Power and Reliability conditions are assessed through monitoring the system power state and the environment radiations with a radiation sensor, respectively. The experimental results show 40% reduction in power consumption while keeping an average reliability of 99.5%.
引用
收藏
页码:347 / 351
页数:5
相关论文
共 50 条
  • [31] Run-time reconfiguration management for adaptive high-performance computing systems
    Taher, M
    El-Ghazawi, T
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 1183 - 1183
  • [32] Accelerating run-time reconfiguration on custom computing machines
    Heron, JP
    Woods, RF
    ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS VIII, 1998, 3461 : 595 - 607
  • [33] Energy-aware optimisation for run-time reconfiguration
    Becker, Tobias
    Luk, Wayne
    Cheung, Peter Y. K.
    2010 18TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2010), 2010, : 55 - 62
  • [34] Partially run-time reconfiguration and its implementation on FPGA
    Department of Computer Science and Technology, Nankai University, Tianjin 300071, China
    Jisuanji Gongcheng, 2006, 14 (224-226):
  • [35] Using run-time reconfiguration for fault injection applications
    Antoni, L
    Leveugle, R
    Fehér, B
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2003, 52 (05) : 1468 - 1473
  • [36] Interprocedural Compiler Optimization for Partial Run-Time Reconfiguration
    Elena Moscu Panainte
    Koen Bertels
    Stamatis Vassiliadis
    Journal of VLSI signal processing systems for signal, image and video technology, 2006, 43 : 161 - 172
  • [37] Support for partial run-time reconfiguration of platform FPGAs
    Silva, Miguel L.
    Ferreira, Joao Canas
    JOURNAL OF SYSTEMS ARCHITECTURE, 2006, 52 (12) : 709 - 726
  • [38] Enhancing relocatability of partial bitstreams for run-time reconfiguration
    Becker, Tobias
    Luk, Wayne
    Cheung, Peter Y. K.
    FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, : 35 - +
  • [39] Automating elimination of idle functions by run-time reconfiguration
    Niu, Xinyu
    Chau, Thomas C. P.
    Jin, Qiwei
    Luk, Wayne
    Liu, Qiang
    2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, : 97 - 104
  • [40] Interprocedural compiler optimization for partial run-time reconfiguration
    Panainte, Elena Moscu
    Bertels, Koen
    Vassiliadis, Stamatis
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 43 (2-3): : 161 - 172