Latchup in Bulk FinFET Technology

被引：0

作者：

Dai, C. -T. ^{[1
,2
,3
]}

Chen, S. -H. ^{[1
]}

Linten, D. ^{[1
]}

Scholz, M. ^{[1
]}

Hellings, G. ^{[1
]}

Boschke, R. ^{[1
,2
]}

Karp, J. ^{[4
]}

Hart, M. ^{[4
]}

Groeseneken, G. ^{[1
,2
]}

Ker, M. -D. ^{[3
]}

Mocuta, A. ^{[1
]}

Horiguchi, N. ^{[1
]}

机构：

[1] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium

[2] Katholieke Univ Leuven, Elect Engn Dept, B-3001 Leuven, Belgium

[3] Natl Chiao Tung Univ, Inst Elect, Hsinchu 30010, Taiwan

[4] Xilinx Inc, 2100 Log Dr, San Jose, CA 95124 USA

来源：

2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2017年

关键词：

Latchup; bulk FinFET; silicon control rectifier (SCR);

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Latchup (LU) had been considered to be less important in advanced CMOS technologies. However, I/O interface and analog applications can still operate at high voltage (e.g., 1.8V or 3.3V) in sub-20nm bulk FinFET technologies. LU threats are never eliminated and the sensitivity towards LU is increased in bulk FinFET technology.

引用

页数：3

共 50 条

[21] Body Bias Dependence of Bias Temperature Instability (BTI) in Bulk FinFET Technology
Zhang, Jiayang
Wang, Zirui
Wang, Runsheng
Sun, Zixuan
Huang, Ru
ENERGY & ENVIRONMENTAL MATERIALS, 2022, 5 (04) : 1200 - 1203
[22] Design and Optimization of ESD P-Direction Diode in Bulk FinFET Technology
Li, You
Miao, Meng
Gauthier, Robert
2018 40TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2018,
[23] Methodology on extracting compact layout rules for latchup prevention in deep-submicron bulk CMOS technology
Ker, MD
Lo, WY
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2003, 16 (02) : 319 - 334
[24] Cascoded LVTSCR with tunable holding voltage for ESD protection in bulk CMOS technology without latchup danger
Ker, MD
Chang, HH
SOLID-STATE ELECTRONICS, 2000, 44 (03) : 425 - 445
[25] Single-Event Latchup Vulnerability at the 7-nm FinFET Node
Pieper, N. J.
Xiong, Y.
Feeley, A.
Ball, D. R.
Bhuva, B. L.
2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
[26] Improving bulk FinFET DC performance in comparison to SOI FinFET
Poljak, Mirko
Jovanovic, Vladimir
Suligoj, Tomislav
MICROELECTRONIC ENGINEERING, 2009, 86 (10) : 2078 - 2085
[27] Comparative Leakage Analysis of GeOI FinFET and Ge Bulk FinFET
Hu, Vita Pi-Ho
Fan, Ming-Long
Su, Pin
Chuang, Ching-Te
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (10) : 3596 - 3600
[28] Failure analysis and solutions to overcome latchup failure event of a power controller IC in bulk CMOS technology
Chen, Shih-Hung
Ker, Ming-Dou
MICROELECTRONICS RELIABILITY, 2006, 46 (07) : 1042 - 1049
[29] Technological constrains of bulk FinFET structure in comparison with SOI FinFET
Poljak, Mirko
Jovanovic, Vladimir
Suligoj, Tomislav
2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 195 - 196
[30] A NEW CRITERION FOR TRANSIENT LATCHUP ANALYSIS IN BULK CMOS
YANG, YH
WU, CY
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (07) : 1336 - 1347

← 1 2 3 4 5 →