IMPLEMENTATION OF MATCH FILTERS AS IP CORE FOR SONAR APPLICATIONS

被引：0

作者：

Karabalkan, Melike Atay ^{[1
]}

Oner, Mehmet ^{[1
]}

机构：

[1] ODTU TEKNOKENT, Koc Bilgi & Savunma Teknol, Ankara, Turkey

来源：

2015 23RD SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU) | 2015年

关键词：

FPGA; Match Filtering; Sonar; IP Core;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Matched Filtering is an important part of the radar and sonar systems. Implementation of match filtering in time or frequency domain can be more advantageous due to bandwidth constraints. Another important part in match filtering is unwanted sidelobes. These sidelobes can be detected as a main part of another signal and it can be misleading. In literature, lots of methods have been proposed to reduce sidelobes. Each method has advantages and disadvantages regarding resource usage and speed. In this work, match filtering is implemented in time and frequency domain and then sidelobe reduction techniques are examined. Due to the results the sidelobe reduction methods are added to the filter implementation. Then match filter is implemented as customizable and parametric soft IP core. This IP Core makes easy to implement the match filter in any configuration.

引用

页码：887 / 890

页数：4

共 50 条

[31] IMPLEMENTATION OF REFLECTIVE ARRAY MATCHED-FILTERS FOR RADAR APPLICATIONS
THOSS, JL
PENUNURI, D
THOSTENSON, M
IEEE TRANSACTIONS ON SONICS AND ULTRASONICS, 1982, 29 (03): : 191 - 191
[32] High-speed Packet Classification with Efficient Parallel Range Match for IP network applications
Deng, Xia
Huang, Zhiping
Su, Shaojing
Liu, Chunwu
Tang, Guilin
Zhang, Yimeng
2008 INTERNATIONAL CONFERENCE ON MULTIMEDIA AND INFORMATION TECHNOLOGY, PROCEEDINGS, 2008, : 22 - 25
[33] The analysis and implementation of SpaceWire IP core used in Space Solar Telescope(SST)
Zhang, Lei
Sun, Cai-hong
Jiang, Zhao
Jin, Sheng-zhen
2006 8TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-4, 2006, : 2257 - +
[34] AXI-based SpaceFibre IP Core Implementation SpaceFibre, Poster Paper
Jungewelter, D.
Cozzi, D.
Kleibrink, D.
Korf, S.
Hagemeyer, J.
Porrmann, M.
Ilstad, J.
PROCEEDINGS OF THE 2014 6TH INTERNATIONAL SPACEWIRE CONFERENCE (SPACEWIRE), 2014,
[35] An Efficient FPGA Implementation of AES-CCM Authenticated Encryption IP Core
Thi-Thanh-Dung Phan
Van-Phuc Hoang
Van-Lan Dao
2016 3RD NATIONAL FOUNDATION FOR SCIENCE AND TECHNOLOGY DEVELOPMENT CONFERENCE ON INFORMATION AND COMPUTER SCIENCE (NICS), 2016, : 202 - 205
[36] Implementation of Ethernet MAC IP Core in the Development of AFDX End System Card
Kumar, N. Dinesh
Vardhini, P. A. Harsha
PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICCS), 2019, : 593 - 596
[37] Design and Implementation of a Test Coverage Algorithm for Verification and Validation of a processor IP Core
Kumar, Prasanna N.
Yellampalli, Siva
Chetwani, Rajiv R.
PROCEEDINGS OF THE 2016 2ND INTERNATIONAL CONFERENCE ON APPLIED AND THEORETICAL COMPUTING AND COMMUNICATION TECHNOLOGY (ICATCCT), 2016, : 652 - 656
[38] A customizable FPGA IP core implementation of a general purpose Genetic Algorithm engine
Fernando, Pradeep
Sankaran, Hariharan
Katkoori, Srinivas
Keymeulen, Didier
Stoica, Adrian
Zebulum, Ricardo
Rajeshuni, Ramesham
2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 3467 - +
[39] The design and implementation of a reconfigurable USART IP core for embedded computing with support for networks
El-Mousa, Ali H.
Anssari, Nasser
Al-Suyyagh, Ashraf
Al-Zubi, Hamzah
WORLD CONGRESS ON ENGINEERING 2008, VOLS I-II, 2008, : 170 - +
[40] VLSI implementation of a configurable IP Core for quantized discrete cosine and integer transforms
Sun, Chi-Chia
Donner, Philipp
Goetze, Juergen
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2012, 40 (11) : 1107 - 1126

← 1 2 3 4 5 →