IMPLEMENTATION OF MATCH FILTERS AS IP CORE FOR SONAR APPLICATIONS

被引:0
|
作者
Karabalkan, Melike Atay [1 ]
Oner, Mehmet [1 ]
机构
[1] ODTU TEKNOKENT, Koc Bilgi & Savunma Teknol, Ankara, Turkey
关键词
FPGA; Match Filtering; Sonar; IP Core;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Matched Filtering is an important part of the radar and sonar systems. Implementation of match filtering in time or frequency domain can be more advantageous due to bandwidth constraints. Another important part in match filtering is unwanted sidelobes. These sidelobes can be detected as a main part of another signal and it can be misleading. In literature, lots of methods have been proposed to reduce sidelobes. Each method has advantages and disadvantages regarding resource usage and speed. In this work, match filtering is implemented in time and frequency domain and then sidelobe reduction techniques are examined. Due to the results the sidelobe reduction methods are added to the filter implementation. Then match filter is implemented as customizable and parametric soft IP core. This IP Core makes easy to implement the match filter in any configuration.
引用
收藏
页码:887 / 890
页数:4
相关论文
共 50 条
  • [21] Design and Implementation of IP Core for 1553B Bus Test
    Liu, Xiao
    Hu, Xiaoguang
    PROCEEDINGS OF THE 2015 10TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, 2015, : 812 - 816
  • [22] Implementation of IP Core of Fast Sine and Cosine Operation through FPGA
    Shang, Yalei
    2012 INTERNATIONAL CONFERENCE ON FUTURE ENERGY, ENVIRONMENT, AND MATERIALS, PT B, 2012, 16 : 1253 - 1258
  • [23] Design and implementation of FPD system based on the fractal scanning IP core
    Xu, Meihua
    Ran, Feng
    Chen, Zhangjin
    Zhang, Qing
    AD'07: Proceedings of Asia Display 2007, Vols 1 and 2, 2007, : 2083 - 2088
  • [24] Parallel design and implementation of Error Diffusion Algorithm and IP core for FPGA
    Yang, Pengfei
    Wang, Quan
    Zhang, Jiyang
    MULTIMEDIA TOOLS AND APPLICATIONS, 2016, 75 (08) : 4723 - 4733
  • [25] System Verilog based Design and Implementation of LCD Controller IP Core
    Chandran, Mithuna O.
    Libin, T. T.
    Rao, S. Krishnakumar
    Oommen, Biju C.
    2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
  • [26] Parallel design and implementation of Error Diffusion Algorithm and IP core for FPGA
    Pengfei Yang
    Quan Wang
    Jiyang Zhang
    Multimedia Tools and Applications, 2016, 75 : 4723 - 4733
  • [27] Implementation of data acquisition and processing IP core for digital protective relay
    Hu Xiaojing
    Song Zhengxiang
    Li Peng
    Wang Jianhua
    Geng Yingsan
    2006 INTERNATIONAL CONFERENCE ON POWER SYSTEMS TECHNOLOGY: POWERCON, VOLS 1- 6, 2006, : 1006 - +
  • [28] Hierarchical IP Core Generator for Quantum Fourier Transform Implementation in FPGA
    Hlukhov, Valerii
    2022 IEEE 17TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND INFORMATION TECHNOLOGIES (CSIT), 2022, : 349 - 352
  • [29] Design and Implementation of IP Core for RoadRunneR-128 Block Cipher
    Raj, Mitha
    Joseph, Shinta K.
    Tomy, Josemon
    Niveditha, K. S.
    Johnson, Anna
    Nandakumar, R.
    Raj, Mitu
    2017 INTERNATIONAL CONFERENCE ON PUBLIC KEY INFRASTRUCTURE AND ITS APPLICATIONS (PKIA 2017), 2017, : 57 - 62
  • [30] Design and Implementation of the Block Cipher-SMS4 IP Core
    Wang Bin
    Lan Ju-long
    Guo Yun-fei
    Zhang Yuan-yang
    MATERIALS AND MANUFACTURING TECHNOLOGY, PTS 1 AND 2, 2010, 129-131 : 881 - +